{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:51:48Z","timestamp":1774367508807,"version":"3.50.1"},"reference-count":101,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446096","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T22:03:56Z","timestamp":1459807436000},"page":"581-593","source":"Crossref","is-referenced-by-count":93,"title":["ChargeCache: Reducing DRAM latency by exploiting row access locality"],"prefix":"10.1109","author":[{"given":"Hasan","family":"Hassan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gennady","family":"Pekhimenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nandita","family":"Vijaykumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Seshadri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oguz","family":"Ergin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2745844.2745867"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1269899.1254886"},{"key":"ref32","article-title":"Hybrid memory cube specification 2.0","year":"2014","journal-title":"Tech Rep"},{"key":"ref31","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","author":"hamerly","year":"2005","journal-title":"JILP"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304613"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref34","article-title":"High bandwidth memory (HBM) DRAM","year":"2013","journal-title":"JEDEC"},{"key":"ref28","article-title":"MLP yes! ILP no","author":"glew","year":"1998","journal-title":"ASPLOS WACI"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref29","article-title":"Low latency DRAMs","author":"gsi","year":"0"},{"key":"ref20","article-title":"A 0.9 pJ\/bit 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC","author":"dutoit","year":"2013","journal-title":"VLSIT"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000081"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"ref23","article-title":"Coordinated control of multiple prefetch-ers in multi-core systems","author":"ebrahimi","year":"2009","journal-title":"Micro"},{"key":"ref101","article-title":"Controller for a synchronous dram that maximizes throughput by allowing memory requests and commands to be issued out of order","author":"zuravleff","year":"1997"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.374.0547"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref59","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","author":"moscibroda","year":"2007","journal-title":"Usenix Security"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609541"},{"key":"ref57","article-title":"4Gb: x4, x8, x16 DDR3 SDRAM","year":"2011","journal-title":"Micron Technology"},{"key":"ref56","article-title":"RLDRAM 2 and 3 specifications","year":"0"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref40","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"ref3","article-title":"TPC","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765939"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref49","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"HPCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.186"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"ref45","article-title":"DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems","author":"lee","year":"2010","journal-title":"UT Austin Technical Report"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"ref72","article-title":"Predictive technology model","year":"0","journal-title":"PTM"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/18906.18916"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346202"},{"key":"ref77","article-title":"DRAM power model (2010)","author":"rambus","year":"0"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021601"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref62","article-title":"Techniques for efficient processing in runa-head execution engines","author":"mutlu","year":"2005","journal-title":"ISCA"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.11"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref66","article-title":"Research problems and opportunities in memory systems","author":"mutlu","year":"2014","journal-title":"SUPER"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref68","article-title":"Row-buffer decoupling: a case for low-latency DRAM microarchitccture","year":"2014","journal-title":"ISCA"},{"key":"ref2","article-title":"STREAM Benchmark","year":"0"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809452"},{"key":"ref1","article-title":"Ramulator (source code)","year":"0"},{"key":"ref95","article-title":"Parallel operation in the Control Data 6600","author":"thornton","year":"1964","journal-title":"Fall Joint Computer Conference"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/2847255"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"key":"ref11","article-title":"Low-cost inter-linked sub arrays (LISA): Enabling fast inter-subarray data movement in DRAM","author":"chang","year":"2016","journal-title":"HPCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0265"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006708"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522311"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.34"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687990"},{"key":"ref89","article-title":"Standard Performance Evaluation Corporation","year":"2006","journal-title":"SPECCPU2006"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref86","article-title":"A pipelined, shared resource MIMD computer","author":"smith","year":"1978","journal-title":"ICPP"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357011"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona, Spain","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446096.pdf?arnumber=7446096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T01:20:27Z","timestamp":1475198427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":101,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446096","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}