{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:24:04Z","timestamp":1767846244852,"version":"3.49.0"},"reference-count":53,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446100","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"page":"631-643","source":"Crossref","is-referenced-by-count":37,"title":["Energy-efficient address translation"],"prefix":"10.1109","author":[{"given":"Vasileios","family":"Karakostas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jayneel","family":"Gandhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark D.","family":"Hill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kathryn S.","family":"McKinley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario","family":"Nemirovsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael M.","family":"Swift","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291368"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176249"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1145\/263272.263332","article-title":"Reducing TLB power requirements","author":"juan","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/291006.291065"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871583"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983034"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016747"},{"key":"ref28","article-title":"Intel® 64 and IA-32 Architectures Optimization Reference Manual","year":"2012","journal-title":"Intel Corporation"},{"key":"ref27","article-title":"TLBs, Paging-Structure Caches and their Invalidation","year":"2008","journal-title":"Intel Corporation"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/40.710872"},{"key":"ref2","article-title":"Intel Strongarm Processor","year":"0"},{"key":"ref1","article-title":"Huge Pages Part 1 (Introduction)","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.37"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077688"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812370"},{"key":"ref23","article-title":"4th Generation Intel Core processor, codenamed Haswell","author":"hammarlund","year":"2013","journal-title":"Proc HOT Chip Symp"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 Benchmark Descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref25","author":"hennessy","year":"2003","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195531"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753337"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629320"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17398"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176797"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195547"},{"key":"ref40","article-title":"MIPS32 Architecture for Programmers Volume iii: The MIPS Privileged Resource Architecture","year":"2001","journal-title":"MIPS Technologies Incorporated"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237026"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887813"},{"key":"ref18","article-title":"A Low Power TLB Structure for Embedded Systems","volume":"1","author":"choi","year":"2002","journal-title":"Computer Architecture Letters"},{"key":"ref19","article-title":"Shared-access data processing system","author":"couleur","year":"1968"},{"key":"ref4","article-title":"Sh-3 RISC Processor family","year":"0"},{"key":"ref3","article-title":"Pagemap, from the userspace perspective","year":"0"},{"key":"ref6","article-title":"Advance Micro Devices","year":"2014","journal-title":"Software Optimization Guide for AMD Family 15h Processors"},{"key":"ref5","article-title":"Transparent Huge Pages in 2.6.38","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"ref49","article-title":"Race to Exascale: Opportunities and Challenges","author":"sodani","year":"2011","journal-title":"MI-CRO Keynote"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref45","article-title":"IBM Power Systems Performance Guide Implementing and Optimizing","author":"quintero","year":"2013"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.1"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180586"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/07446100.pdf?arnumber=7446100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T06:05:38Z","timestamp":1498284338000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446100","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}