{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:48:43Z","timestamp":1780674523744,"version":"3.54.1"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446102","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"page":"657-668","source":"Crossref","is-referenced-by-count":96,"title":["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Herdrich","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edwin","family":"Verplanke","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Priya","family":"Autee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Illikkal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Gianos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ronak","family":"Singhal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","year":"0","journal-title":"Data Center Infrastructure Built on the Intel® Xeon® Processor E5 v3 Family"},{"key":"ref32","year":"0"},{"key":"ref31","article-title":"STREAM: Sustainable Memory Bandwidth in High Performance Computers","author":"john","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336224"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"ref13","article-title":"Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture","author":"kim","year":"2004","journal-title":"Proceedings International Conference on Parallel Architectures and Compilation Techniques PACT-02"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.43"},{"key":"ref18","year":"0","journal-title":"Packet Processing -–Intel® DPDK"},{"key":"ref19","year":"0","journal-title":"Product Brief Intel® Xeon® Processor E5–2600 v3 Family"},{"key":"ref28","article-title":"Cache contention and application performance prediction for multi-core systems","author":"xu","year":"2010","journal-title":"ISPASS'2010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2038916.2038938"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542342"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.17"},{"key":"ref8","year":"0","journal-title":"Intel Architecture and Processor Identification with CPUID Model and Family Numbers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref9","article-title":"Intel SDM - Vol 3b., CH 17.14-17.15, Intel CMT, CAT technology","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176517"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336216"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346299"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654066"},{"key":"ref26","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"lingjia tang","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref25","article-title":"Standard Performance Evaluation Corporation","year":"0","journal-title":"SPEC Benchmark Suite"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/07446102.pdf?arnumber=7446102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T21:20:32Z","timestamp":1475184032000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446102","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}