{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T07:46:57Z","timestamp":1743752817050},"reference-count":49,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446104","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T22:03:56Z","timestamp":1459807436000},"page":"681-693","source":"Crossref","is-referenced-by-count":13,"title":["ScalCore: Designing a core for voltage scalability"],"prefix":"10.1109","author":[{"given":"Bhargava","family":"Gopireddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Choungki","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aditya","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asit","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169032"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.8"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref31","article-title":"Design Methodology of Ultra Low-power MPEG4 Codec Core Exploiting Voltage Scaling Techniques","author":"mutsunori","year":"1998","journal-title":"Design Automation Conference"},{"article-title":"CACTI 6.0: A Tool to Understand Large Caches","year":"2009","author":"muralimanohar","key":"ref30"},{"article-title":"SESC Simulator","year":"2005","author":"renau","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253245"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.36"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508281"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263951"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522348"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540713"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2173220"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382138"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232975"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.2200\/S00309ED1V01Y201011CAC012"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref12","article-title":"Big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243818"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","article-title":"ITRS 2012 Edition","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821548"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013248"},{"key":"ref17","article-title":"A 280m V-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS","author":"jain","year":"2012","journal-title":"International Solid-State Circuits Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063050"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368807"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025766"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref7","article-title":"Benefits of the big.LITTLE Architecture","author":"cho","year":"2012","journal-title":"white paper Samsung"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336210"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"ref48","doi-asserted-by":"crossref","DOI":"10.1145\/1024393.1024423","article-title":"Formal Online Methods for Voltage\/Frequency Control in Multiple Clock Domain Microprocessors","author":"wu","year":"2004","journal-title":"International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref47","article-title":"Scheduling for Reduced CPU Energy","author":"weiser","year":"1994","journal-title":"Operating Systems Design and Implementation"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871587"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"journal-title":"The Tech Report","article-title":"The Exynos 5433 SoC","year":"0","key":"ref44"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2016,3,12]]},"location":"Barcelona, Spain","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446104.pdf?arnumber=7446104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,17]],"date-time":"2022-06-17T01:48:54Z","timestamp":1655430534000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446104\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446104","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}