{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:24:14Z","timestamp":1767857054733,"version":"3.49.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446105","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"page":"694-706","source":"Crossref","is-referenced-by-count":14,"title":["Cost effective physical register sharing"],"prefix":"10.1109","author":[{"given":"Arthur","family":"Perais","sequence":"first","affiliation":[]},{"given":"Andre","family":"Seznec","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.19"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.43"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650557"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1145\/264107.264200","article-title":"Dynamic instruction reuse","author":"sodani","year":"1997","journal-title":"Computer Architecture 1997 Conference Proceedings The 24th Annual International Symposium on"},{"key":"ref10","article-title":"Software optimization guide for amd family 10h and 12h processors","year":"2011"},{"key":"ref11","article-title":"Intel 64 and ia-32 architectures software developers manual","year":"2015"},{"key":"ref12","article-title":"Tracking mechanism coupled to retirement in reorder buffer for indicating sharing logical registers of physical register in record indexed by logical register","author":"raikin","year":"2014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377850"},{"key":"ref14","article-title":"The micro architecture of Intel, AMD and VIA CPU sf An optimization guide for assembly programmers and compiler makers, Table 16.2","author":"fog","year":"2014"},{"key":"ref15","first-page":"198","article-title":"Understanding scheduling replay schemes","author":"kim","year":"2004","journal-title":"Proceedings of the International Symposium on High Performance Computer Architecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref17","first-page":"80","article-title":"40-entry unified out-of-order scheduler and integer execution unit for the AMD Bulldozer x86_64 core","author":"golden","year":"2011","journal-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253246"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835952"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176237"},{"key":"ref4","first-page":"71","article-title":"Memory bypassing: Not worth the effort","author":"loh","year":"2002","journal-title":"Proc Workshop Duplicating Deconstructing and Debunking"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.39"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645814"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383097"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018734923512"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809455"},{"key":"ref2","article-title":"Software optimization manual","year":"2014"},{"key":"ref9","first-page":"1","article-title":"A case for (partially) TAgged GEometric history length branch prediction","volume":"8","author":"seznec","year":"2006","journal-title":"Journal of Instruction Level Parallelism"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742783"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1997.584667"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.15"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.74"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref26","article-title":"CPU 2006","year":"0"},{"key":"ref25","article-title":"CPU 2000","year":"0"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/07446105.pdf?arnumber=7446105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T06:05:40Z","timestamp":1498284340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446105","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}