{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:58:47Z","timestamp":1776445127069,"version":"3.51.2"},"reference-count":57,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/hpca.2017.30","type":"proceedings-article","created":{"date-parts":[[2017,5,12]],"date-time":"2017-05-12T17:03:21Z","timestamp":1494608601000},"page":"61-72","source":"Crossref","is-referenced-by-count":60,"title":["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices"],"prefix":"10.1109","author":[{"given":"Sanguhn","family":"Cha","sequence":"first","affiliation":[]},{"given":"O.","family":"Seongil","sequence":"additional","affiliation":[]},{"given":"Hyunsung","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Sangjoon","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Kwangil","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seong Jin","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Gyo Young","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Young Hoon","family":"Son","sequence":"additional","affiliation":[]},{"given":"Hyunyoon","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Automatic Failure Analysis System for High Density DRAM","author":"oh","year":"1994","journal-title":"LTC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674921"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"ref32","article-title":"RAIDR: Retention-Aware Intelligent DRAM Refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"ref37","article-title":"XED: Exposing On-Die Error Detection Information for Strong Memory Reliability","author":"nair","year":"2016","journal-title":"ISCA"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696093"},{"key":"ref34","article-title":"Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems","author":"mutlu","year":"2008","journal-title":"ISCA"},{"key":"ref28","article-title":"A Low Power and Highly Reliable 400Mbps Mobile DDR SDRAM with On-Chip Distributed ECC","author":"kim","year":"2007","journal-title":"ASSCC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref29","article-title":"A New Column Redundancy Scheme for Yield Improvement of High Speed DRAMs with Multiple Bit Pre-fetch Structure","author":"lee","year":"2001","journal-title":"VLSIC"},{"key":"ref2","year":"2013","journal-title":"AMD BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"ref20","year":"2014","journal-title":"Intel Server Board S2600GZ and GL Technical Product Specification"},{"key":"ref22","year":"2010","journal-title":"JEDEC DDR3 SDRAM Specification"},{"key":"ref21","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref24","year":"2014","journal-title":"JEDEC DDR3 SDRAM Specification"},{"key":"ref23","year":"2012","journal-title":"JEDEC DDR3 SDRAM Specification"},{"key":"ref26","article-title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling","author":"kang","year":"2014","journal-title":"The Memory Forum Workshop collocated at ISCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.21"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/12.165390"},{"key":"ref51","article-title":"The Virtual Write Queue: Coordinating DRAM and Last-Level Cache Policies","author":"jeffrey","year":"2010","journal-title":"ISCA"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref55","article-title":"BOOM: Enabling Mobile Memory Based Low-Power Server DIMMs","author":"yoon","year":"2012","journal-title":"ISCA"},{"key":"ref54","article-title":"A Meta-Stable Leakage Phenomenon in DRAM Charge Storage-Variable Hold Time","author":"yaney","year":"1987","journal-title":"IEDM"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref52","article-title":"LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems","author":"udipi","year":"2012","journal-title":"ISCA"},{"key":"ref10","first-page":"1","article-title":"White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory","author":"dell","year":"1997","journal-title":"IBM Microelectronics"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref40","article-title":"A 3.2Gb\/s\/pin 8Gb 1.0V LPDDR4 SDRAM with Integrated ECC engine for Sub-IV DRAM Core Operation","author":"oh","year":"2014","journal-title":"ISSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7958-2","author":"horiguchi","year":"2011","journal-title":"Nanoscale Memory Repair"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/55.46938"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref18","year":"0","journal-title":"IBM POWER7 System RAS Key Aspects of Power Systems Reliability Availability and Serviceability"},{"key":"ref19","year":"0","journal-title":"Intel Xeon Processor E7 Family Reliability Availability and Serviceability-Advanced Data Integrity and Resiliency Support for Mission-Critical Deployments"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"ref3","article-title":"Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems","author":"ausavarungnirun","year":"2012","journal-title":"ISCA"},{"key":"ref6","author":"blankenship","year":"2012","journal-title":"Memory Error Detection and\/or Correction"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0402"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2299595"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref42","article-title":"Error Correcting Code","author":"peterson","year":"1972","journal-title":"MIT Press"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TR.1997.693776"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"}],"event":{"name":"2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Austin, TX","start":{"date-parts":[[2017,2,4]]},"end":{"date-parts":[[2017,2,8]]}},"container-title":["2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7920262\/7920798\/07920814.pdf?arnumber=7920814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T00:30:47Z","timestamp":1587083447000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7920814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":57,"URL":"https:\/\/doi.org\/10.1109\/hpca.2017.30","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}