{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:23:06Z","timestamp":1767705786550,"version":"3.40.4"},"reference-count":75,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/hpca47549.2020.00048","type":"proceedings-article","created":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T06:41:53Z","timestamp":1587105713000},"page":"502-514","source":"Crossref","is-referenced-by-count":12,"title":["NVDIMM-C: A Byte-Addressable Non-Volatile Memory Module for Compatibility with Standard DDR Memory Interfaces"],"prefix":"10.1109","author":[{"given":"Changmin","family":"Lee","sequence":"first","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Wonjae","family":"Shin","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Dae Jeong","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Yongjun","family":"Yu","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Sung-Joon","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Taekyeong","family":"Ko","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Deokho","family":"Seo","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Jongmin","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Kwanghee","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Seongho","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Namhyung","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Vishak","family":"G","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Arun","family":"George","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Vishwas","family":"V","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Donghun","family":"Lee","sequence":"additional","affiliation":[{"name":"SAP Labs Korea"}]},{"given":"Kangwoo","family":"Choi","sequence":"additional","affiliation":[{"name":"SAP Labs Korea"}]},{"given":"Changbin","family":"Song","sequence":"additional","affiliation":[{"name":"SAP Labs Korea"}]},{"given":"Dohan","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Insu","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Ilgyu","family":"Jung","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Yong Ho","family":"Song","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Jinman","family":"Han","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Mram technology and market trends","author":"Bertolazzi","year":"2019","journal-title":"Flash Memory Summit"},{"article-title":"Intel launches optane dimms up to 512gb: Apache pass is here!","year":"2018","author":"Cutress","key":"ref2"},{"article-title":"Xpoint memory comparison: Process & architecture","year":"2017","author":"Choe","key":"ref3"},{"key":"ref4","article-title":"Memory class storage","author":"Gervasi","year":"2018","journal-title":"Flash Memory Summit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref6","article-title":"Ddr4 sdram specification"},{"article-title":"Intel optane dc persistent memory module (pmm)","year":"2019","author":"Beeler","key":"ref7"},{"volume-title":"Memory Systems: Cache, DRAM, Disk.","year":"2010","author":"Jacob","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1201\/b13005"},{"article-title":"Samsung 18 nm dram cell integration: Qpt and higher uniformed capacitor high-k dielectrics","year":"2017","author":"Choe","key":"ref10"},{"year":"2019","key":"ref11","article-title":"Intel\u00ae xeon\u00ae processor scalable family datasheet"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2014.7030810"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECE.2014.7026950"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993516"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993551"},{"year":"2018","key":"ref16","article-title":"Zynq ultrascale+ mpsoc data sheet: Overview"},{"year":"2017","key":"ref17","article-title":"Ultra-low latency with Samsung z-nand ssd"},{"volume-title":"Memory systems: cache, DRAM, disk.","year":"2010","author":"Jacob","key":"ref18"},{"key":"ref19","article-title":"The kernel\u2019s command-line parameters"},{"key":"ref20","article-title":"Direct access for files"},{"journal-title":"Dynamic dma mapping guide","author":"Miller","key":"ref21"},{"journal-title":"Mastering the dma and iommu apis","author":"Pinchart","key":"ref22"},{"key":"ref23","article-title":"Persistent memory programming","author":"Rudoff","year":"2017","journal-title":"Login: The Usenix Magazine"},{"year":"2016","key":"ref24","article-title":"Nvdimm block window driver writer\u2019s guide"},{"key":"ref25","article-title":"Flexible i\/o tester"},{"key":"ref26","article-title":"Tpc-h"},{"key":"ref27","article-title":"Sap hana"},{"key":"ref28","article-title":"How to emulate persistent memory"},{"article-title":"Memory bandwidth and machine balance in current high performance computers","volume-title":"IEEE Comput. Soc. Technical Committee on Comput. Archit. (TCCA) Newsletter","author":"McCalpin","key":"ref29"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IPDS.2000.839466"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3310133"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00057"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2899463"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.11"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783731"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00035"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950380"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783712"},{"key":"ref47","article-title":"Towards transparent and seamless storage-as-you-go with persistent memory","author":"Song","year":"2018","journal-title":"HotStorage"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.33"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2015.7059028"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304061"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358278"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243191"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541957"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00021"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00035"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950379"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783761"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446055"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080229"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00044"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835960"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304077"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00036"},{"key":"ref71","article-title":"A memory controller with row buffer locality awareness for hybrid memory systems","author":"Yoon","year":"2018","journal-title":"CoRR"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240303"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446092"},{"key":"ref74","article-title":"Overcoming system memory challenges with persistent memory and nvdimm-p","author":"Gervasi","year":"2017","journal-title":"JEDEC Server Forum"},{"key":"ref75","article-title":"Direct data move between dram and storage on a memory module","volume-title":"Patent","author":"Lee","year":"2018"}],"event":{"name":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2020,2,22]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2020,2,26]]}},"container-title":["2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9044284\/9065293\/09065586.pdf?arnumber=9065586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T17:55:02Z","timestamp":1744394102000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9065586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":75,"URL":"https:\/\/doi.org\/10.1109\/hpca47549.2020.00048","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}