{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T15:59:55Z","timestamp":1783007995241,"version":"3.54.5"},"reference-count":99,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10070966","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"333-346","source":"Crossref","is-referenced-by-count":37,"title":["SHADOW: Preventing Row Hammer in DRAM with Intra-Subarray Row Shuffling"],"prefix":"10.1109","author":[{"given":"Minbok","family":"Wi","sequence":"first","affiliation":[{"name":"Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaehyun","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seoyoung","family":"Ko","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael Jaemin","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nam","family":"Sung Kim","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eojin","family":"Lee","sequence":"additional","affiliation":[{"name":"Inha University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"ref3","article-title":"BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors","year":"2013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2172\/983318"},{"key":"ref5","article-title":"The GAP Benchmark Suite","author":"Beamer","year":"2015","journal-title":"arXiv preprint arXiv:1508.03619"},{"key":"ref6","article-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation","author":"Bennett","year":"2021","journal-title":"Workshop on DRAM Security (DRAMSec)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45465-9_59"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"ref15","article-title":"SPEC CPU2017"},{"key":"ref16","article-title":"SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript","author":"de Ridder","year":"2021","journal-title":"USENIX Security"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref21","article-title":"Impact of Processing Technology on DRAM Sense Amplifier Design","volume-title":"Ph.D. dissertation","author":"Gealow","year":"1990"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"ref24","article-title":"Upmem Nails RowHammer","volume-title":"Microprocessor Report, The Linley Group","author":"Halfhill","year":"2021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480110"},{"key":"ref27","article-title":"Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks under Hardware Fault Attacks","author":"Hong","year":"2019","journal-title":"USENIX Security"},{"key":"ref28","article-title":"Intel Xeon Processor 7500 Series","year":"2010"},{"key":"ref29","article-title":"ITRS Reports"},{"key":"ref30","volume-title":"Memory Systems: Cache, DRAM, Disk.","author":"Jacob","year":"2010"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"ref33","article-title":"DDR4 SDRAM Standard","year":"2017"},{"key":"ref34","article-title":"LPDDR5 Standard","year":"2019"},{"key":"ref35","article-title":"DDR5 SDRAM","year":"2020"},{"key":"ref36","article-title":"Near-Term DRAM Level RowHammer Mitigation","volume-title":"JEDEC","year":"2021"},{"key":"ref37","article-title":"System Level RowHammer Mitigation","year":"2021"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179390"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662320"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref47","article-title":"Half-Double: Hammering From the Next Row Over","author":"Kogler","year":"2022","journal-title":"USENIX Security"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2370-0"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref50","article-title":"An Off-Chip Attack on Hardware Enclaves via the Memory Bus","author":"Lee","year":"2020","journal-title":"USENIX Security"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2013.6522354"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243191"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"ref56","article-title":"Calculating Memory Power for DDR4 SDRAM","year":"2017"},{"key":"ref57","article-title":"16Gb DDR5 SDRAM Addendum","year":"2021"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(82)90012-0"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1561\/9781933019604"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665723"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835952"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241139"},{"key":"ref66","article-title":"Predictive Technology Model"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"ref68","article-title":"DRAM Power Model","author":"Rambus","year":"2010"},{"key":"ref69","article-title":"Flip Feng Shui: Hammering a Needle in the Software Stack","author":"Razavi","year":"2016","journal-title":"USENIX Security"},{"key":"ref70","article-title":"Micron\u00ae DDR5 SDRAM: New Features","volume-title":"Micron Technology Inc., Tech. Rep","author":"Rooney","year":"2019"},{"key":"ref71","article-title":"MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design","author":"Saileshwar","year":"2021","journal-title":"USENIX Security"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764591"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605403"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323203"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2012.2213512"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485955"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"ref84","article-title":"CACTI 5.1","volume-title":"Technical Report HPL-2008-20, HP Labs, Tech. Rep","author":"Thoziyoor","year":"2008"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833802"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2010.42"},{"key":"ref89","doi-asserted-by":"crossref","DOI":"10.1145\/2228360.2228405","article-title":"Observational Wear Leveling: an Efficient Algorithm for Flash Memory Management","volume-title":"2012 49th ACM\/IEEE Design Automation Conference (DAC)","author":"Wang"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218599"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"ref92","article-title":"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation","author":"Xiao","year":"2016","journal-title":"USENIX Security"},{"key":"ref93","article-title":"Security Analysis of the Silver Bullet Technique for RowHammer Prevention","author":"Ya\u011fl\u0131k\u00e7\u0131","year":"2021","journal-title":"arXiv preprint arXiv:2106.07084"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"ref95","article-title":"DeepHammer: Depleting the Intelligence of Deep Neural Networks through Targeted Chain of Bit Flips","author":"Yao","year":"2020","journal-title":"USENIX Security"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/SRDS.2016.012"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.10"},{"key":"ref98","doi-asserted-by":"crossref","DOI":"10.1145\/3316781.3317866","article-title":"MRLoc: Mitigating Row-hammering Based on Memory Locality","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"You"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Montreal, QC, Canada","start":{"date-parts":[[2023,2,25]]},"end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10070966.pdf?arnumber=10070966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:12:49Z","timestamp":1707829969000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10070966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":99,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10070966","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}