{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:53:32Z","timestamp":1774720412068,"version":"3.50.1"},"reference-count":55,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10070981","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"1059-1071","source":"Crossref","is-referenced-by-count":30,"title":["A Scalable Methodology for Designing Efficient Interconnection Network of Chiplets"],"prefix":"10.1109","author":[{"given":"Yinxiao","family":"Feng","sequence":"first","affiliation":[{"name":"Tsinghua University,Institute for Interdisciplinary Information Sciences (IIIS),Beijing,China"}]},{"given":"Dong","family":"Xiang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Software,Beijing,China"}]},{"given":"Kaisheng","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University,Institute for Interdisciplinary Information Sciences (IIIS),Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895625"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895534"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895479"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3112025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2019.8875628"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567153"},{"key":"ref13","article-title":"Designware die-to-die 112g usr\/xsr phy & die-to-die controller"},{"key":"ref14","article-title":"Synopsys die-to-die IP"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00028"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICEP.2016.7486843"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530428"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183551"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380859"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2007.7482495"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-803899-4.00005-5"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3029682"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586194"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731633"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00063"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218654"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474021"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365840"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1049\/ote2.12020"},{"key":"ref35","article-title":"Jetson nano developer kit \u2014 nvidia developer"},{"key":"ref36","article-title":"Nvidia dgx a100: The universal system for ai infrastructure"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365803"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref39","volume-title":"Interconnection Networks: An Engineering Approach","author":"Duato","year":"2003"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2066070"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2503746"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2693372"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1476936.1477008"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676123"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115961"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134542"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.2200\/s00772ed1v01y201704cac040"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.145"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008758"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref53","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2004"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595650"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/17\/01\/C01072"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Montreal, QC, Canada","start":{"date-parts":[[2023,2,25]]},"end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10070981.pdf?arnumber=10070981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:12:36Z","timestamp":1707829956000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10070981\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":55,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10070981","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}