{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:43Z","timestamp":1773193603813,"version":"3.50.1"},"reference-count":60,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10070999","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"374-389","source":"Crossref","is-referenced-by-count":34,"title":["Scalable and Secure Row-Swap: Efficient and Safe Row Hammer Mitigation in Memory Systems"],"prefix":"10.1109","author":[{"given":"Jeonghyun","family":"Woo","sequence":"first","affiliation":[{"name":"University of British Columbia"}]},{"given":"Gururaj","family":"Saileshwar","sequence":"additional","affiliation":[{"name":"University of British Columbia"}]},{"given":"Prashant J.","family":"Nair","sequence":"additional","affiliation":[{"name":"University of British Columbia"}]}],"member":"263","reference":[{"key":"ref1","article-title":"UBC Advanced Research Computing, \"UBC ARC Sockeye","year":"2019","journal-title":"UBC Advanced Research Computing"},{"key":"ref2","article-title":"3rd JILP Workshop on Computer Architecture Competitions (JWAC-3): Memory Scheduling Championship (MSC)","year":"2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872390"},{"key":"ref5","first-page":"72","article-title":"The parsec benchmark suite: Characterization and architectural implications","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, ser. PACT \u201908","author":"Bienia"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329827"},{"key":"ref7","first-page":"117","article-title":"CAn\u2019t touch this: Software-only mitigation against rowhammer attacks targeting kernel memory","volume-title":"26th USENIX Security Symposium (USENIX Security 17)","author":"Brasser"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref9","article-title":"Usimm: the utah simulated memory module","volume-title":"University of Utah, Tech. Rep","author":"Chatterjee","year":"2012"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.33"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"ref12","article-title":"Spec cpu2006 benchmark suite","author":"Corporation","year":"2006"},{"key":"ref13","article-title":"Compute Express Link: The Breakthrough CPU-to-Device Interconnect","author":"Consortium","year":"2022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00035"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref16","article-title":"Half-Double: Next-Row-Over Assisted RowHammer","year":"2021"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"ref19","first-page":"24","article-title":"Minimalist open-page: A dram page-mode scheduling policy for the many-core era","volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Kaseridis"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00043"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref25","article-title":"Half-double: Hammering from the next row over","volume-title":"31st USENIX Security Symposium : USENIX Security \u201922, USENIX \u201922","author":"Kogler"},{"key":"ref26","first-page":"697","article-title":"ZebRAM: Comprehensive and compatible software protection against rowhammer attacks","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Konoth"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref28","first-page":"385","article-title":"Twice: preventing row-hammering by exploiting time window counters","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture","author":"Lee"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465295"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527427"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"ref33","first-page":"28","article-title":"Cacti 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP laboratories"},{"key":"ref34","article-title":"Fundamentally understanding and solving rowhammer","author":"Mutlu","year":"2022","journal-title":"arXiv preprint arXiv:2211.07613"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2579669"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056042"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.57"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2831234"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2840807"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.38"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref47","article-title":"Faultsim: A fast, configurable memory-resilience simulator","author":"Roberts","year":"2014","journal-title":"The Memory Forum: In conjunction with ISCA-41"},{"key":"ref48","article-title":"The gap benchmark suite","author":"Beamer","year":"2015","journal-title":"arXiv preprint arXiv:1508.03619"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00046"},{"key":"ref50","first-page":"1379","article-title":"MIRAGE: Mitigating conflict-based cache attacks with a practical fully-associative design","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Saileshwar"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"ref52","article-title":"How to configure row-sampling-based rowhammer defenses","author":"Saroiu","year":"2022","journal-title":"DRAMSec 2022"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"ref54","first-page":"71","article-title":"Exploiting the dram rowhammer bug to gain kernel privileges","volume":"15","author":"Seaborn","year":"2015","journal-title":"Black Hat"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"ref57","article-title":"SPEC CPU2017 Benchmark Suite","year":"2017"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"ref60","first-page":"1","article-title":"Mrloc: Mitigating row-hammering based on memory locality","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"You"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Montreal, QC, Canada","start":{"date-parts":[[2023,2,25]]},"end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10070999.pdf?arnumber=10070999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:31:27Z","timestamp":1707831087000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10070999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":60,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10070999","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}