{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:13:04Z","timestamp":1767262384952,"version":"3.37.3"},"reference-count":50,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10071016","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"193-205","source":"Crossref","is-referenced-by-count":9,"title":["NOMAD: Enabling Non-blocking OS-managed DRAM Cache via Tag-Data Decoupling"],"prefix":"10.1109","author":[{"given":"Youngin","family":"Kim","sequence":"first","affiliation":[{"name":"Yonsei University,School of Electrical and Electronic Engineering,Seoul,South Korea"}]},{"given":"Hyeonjin","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University,School of Electrical and Electronic Engineering,Seoul,South Korea"}]},{"given":"William J.","family":"Song","sequence":"additional","affiliation":[{"name":"Yonsei University,School of Electrical and Electronic Engineering,Seoul,South Korea"}]}],"member":"263","reference":[{"issue":"24593","key":"ref1","first-page":"1","article-title":"AMD64 Architecture Programmer\u2019s Manual Volumne 2: System Programming","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"ref3","first-page":"1","article-title":"The GAP Benchmark Suite","author":"Beamer","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9566865"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68193"},{"key":"ref7","first-page":"1","volume-title":"Understanding the Linux Kernel: From I\/O Ports to Process Management","author":"Bovet","year":"2005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071134"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365803"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783738"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3307681.3325398"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288148"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"ref15","first-page":"1","volume-title":"Computer Architecture: a Quantitative Approach","author":"Hennessy","year":"2017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3036686"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.75"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783739"},{"key":"ref21","first-page":"1","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Jacob","year":"2007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446068"},{"article-title":"High Bandwidth Memory (HBM) DRAM","volume-title":"JESD235","year":"2013","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446745"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285939"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref31","first-page":"454","article-title":"Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches","volume-title":"IEEE\/ACM International Symposium on Microarchitecture","author":"Loh"},{"key":"ref32","first-page":"1","article-title":"The gem5 Simulator: Version 20.0+","author":"Lowe-Power","year":"2020"},{"key":"ref33","first-page":"357","article-title":"Object-based Reverse Mapping","volume-title":"Ottawa Linux Symposium","author":"McCracken"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"first-page":"1","article-title":"DDR4 SDRAM datasheet MT40A1G16KD-062E","year":"2018","key":"ref35"},{"key":"ref36","first-page":"1","article-title":"CACTI 6.0: A Tool to Model Large Caches","volume-title":"HP Laboratories, HPL-2009 - 85","author":"Muralimanohar","year":"2009"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.30"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00079"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00057"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/106975.106980"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00059"},{"key":"ref46","first-page":"1","article-title":"Virtex UltraScale+ HBM FPGA: A Revolutionary Increase in Memory Performance","year":"2019","journal-title":"XILINX White Paper, WP485_v1.1"},{"volume-title":"Windows Internals, Part 1: System architecture, processes, threads, memory management, and more","year":"2017","author":"Yosifovich","key":"ref47"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00055"},{"key":"ref49","first-page":"1","article-title":"Banshee: Bandwidth-Efficient DRAM Caching via Software\/Hardware Cooperation","volume-title":"IEEE\/ACM International Symposium on Microarchitecture","author":"Yu"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","start":{"date-parts":[[2023,2,25]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10071016.pdf?arnumber=10071016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:13:10Z","timestamp":1707829990000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10071016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10071016","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}