{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:47:54Z","timestamp":1773193674097,"version":"3.50.1"},"reference-count":93,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10071033","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"165-178","source":"Crossref","is-referenced-by-count":3,"title":["ACIC: Admission-Controlled Instruction Cache"],"prefix":"10.1109","author":[{"given":"Yunjin","family":"Wang","sequence":"first","affiliation":[{"name":"The Pennsylvania State University"}]},{"given":"Chia-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}]},{"given":"Anand","family":"Sivasubramaniam","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}]},{"given":"Niranjan","family":"Soundararajan","sequence":"additional","affiliation":[{"name":"Intel Labs,India"}]}],"member":"263","reference":[{"key":"ref1","article-title":"SPEC CPU2017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/367742.367786"},{"key":"ref3","first-page":"266","article-title":"Dbmss on a modern processor: Where does time go?","volume-title":"Proceedings of the 25th International Conference on Very Large Data Bases, ser. VLDB \u201999","author":"Ailamaki"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00061"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.42"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"ref10","first-page":"41","article-title":"Qemu, a fast and portable dynamic translator","volume-title":"Proceedings of the Annual Conference on USENIX Annual Technical Conference, ser. ATEC \u201905","author":"Bellard"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"ref12","first-page":"293","article-title":"Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches","volume-title":"2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Chaudhuri"},{"key":"ref13","first-page":"12","article-title":"Autofdo: Automatic feedback-directed optimization for warehouse-scale applications","volume-title":"2016 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","author":"Chen"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1989.47168"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809450"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.14778\/2732240.2732246"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref18","first-page":"52","article-title":"Enhancing last-level cache performance by block bypassing and early miss determination","volume-title":"Advances in Computer Systems Architecture, 11th Asia-Pacific Conference, ACSAC 2006","volume":"4186","author":"Dybdahl"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.32"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/2150976.2150982","article-title":"Clearing the clouds: A study of emerging scale-out workloads on modern hardware","volume-title":"Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Ferdman"},{"key":"ref21","first-page":"152","article-title":"Proactive instruction fetch","volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Ferdman"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2008.4771774"},{"key":"ref23","article-title":"A Dueling Segmented LRU Replacement Algorithm with Adaptive Bypassing","volume-title":"JWAC 2010 - 1st JILP Worshop on Computer Architecture Competitions: cache replacement Championship","author":"Gao"},{"key":"ref24","first-page":"81","article-title":"Bypass and insertion algorithms for exclusive last-level caches","volume-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA)","author":"Gaur"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2591635.2667170"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.16"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339660"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref29","first-page":"433","article-title":"Guaranteeing hits to improve the efficiency of a small instruction cache","volume-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO 40","author":"Hines"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003579"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00034"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.17"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00020"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref35","first-page":"284","article-title":"Insertion and promotion for tree-based pseudolru last-level caches","volume-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Jim\u00e9nez"},{"key":"ref36","first-page":"436","article-title":"Multiperspective reuse prediction","volume-title":"2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Jim\u00e9nez"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/12.817393"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264213"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783706"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"ref42","first-page":"272","article-title":"Shift: Shared history instruction fetch for lean-core server processors","volume-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Kaynak"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830785"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00024"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/isca52012.2021.00063"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.41"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref50","first-page":"260","article-title":"Rdip: Return-address-stack directed instruction prefetching","volume-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Kolli"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285939"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173178"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.53"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/301453.301487"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2001.970573"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1016\/s1383-7621(00)00035-7"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772964"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370862"},{"key":"ref59","first-page":"469","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Li"},{"key":"ref60","article-title":"An imitation learning approach for cache replacement","author":"Liu","year":"2020"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281660"},{"key":"ref63","article-title":"ARC: A self-tuning, low overhead replacement cache","volume-title":"Proceedings of the FAST \u201903 Conference on File and Storage Technologies","author":"Megiddo"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00050"},{"key":"ref65","first-page":"140","article-title":"Call-chain software instruction prefetching in J2EE server applications","volume-title":"16th International Conference on Parallel Architectures and Compilation Techniques (PACT 2007)","author":"Nagpurkar"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/170035.170081"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863743"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661201"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314637"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379260"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/98460.98523"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00017"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347586"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"ref79","article-title":"A case for (partially) tagged geometric history length branch prediction","volume-title":"J. Instr. Level Parallelism","volume":"8","author":"Seznec","year":"2006"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358319"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/301453.301486"},{"key":"ref82","first-page":"513","article-title":"Softsku: Optimizing server architectures for microservice diversity @scale","volume-title":"2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"Sriraman"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006213"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/12.811113"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2712366"},{"key":"ref87","article-title":"ACIC: Admission-Controlled Instruction Cache","author":"Wang","year":"2022"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106018"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824338"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176245"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542290"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Montreal, QC, Canada","start":{"date-parts":[[2023,2,25]]},"end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10071033.pdf?arnumber=10071033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:13:19Z","timestamp":1707829999000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10071033\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":93,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10071033","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}