{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:58:06Z","timestamp":1767851886169,"version":"3.49.0"},"reference-count":91,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10071061","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T13:42:55Z","timestamp":1679665375000},"page":"1221-1235","source":"Crossref","is-referenced-by-count":10,"title":["Memory-Efficient Hashed Page Tables"],"prefix":"10.1109","author":[{"given":"Jovan","family":"Stojkovic","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Namrata","family":"Mantri","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Dimitrios","family":"Skarlatos","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Tianyin","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.14778\/3389133.3389134"},{"key":"ref15","article-title":"Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors","author":"bhattacharjee","year":"2010","journal-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"ref59","first-page":"449","article-title":"CSALT: Context Switch Aware Large TLB","author":"marathe","year":"2017","journal-title":"the 28th Annual International Symposium on Microarchitecture MICRO-95"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref53","article-title":"Be Fast, Cheap and in Control with SwitchKV","author":"li","year":"2016","journal-title":"Proceedings of the 13th USENIX Symposium on Networked Systems Design and Implementation (NSDI&#x2019;16)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"ref10","first-page":"307","article-title":"SpecTLB: A mechanism for speculative address translation","author":"barr","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043558"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926293"},{"key":"ref16","article-title":"Horton Tables: Fast Hash Tables for In-Memory Data-Intensive Computing","author":"breslow","year":"2016","journal-title":"Proceedings of the 2016 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC&#x2019;16)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139708"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/35037.42270"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132756"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359635"},{"key":"ref91","article-title":"Write-optimized and high-performance hashing index scheme for persistent memory","author":"zuo","year":"0"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358272"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545237"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2846959"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00067"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"ref42","article-title":"64 and IA-32 Architectures Software Developer&#x2019;s Manual","year":"2019"},{"key":"ref86","article-title":"Resizable, Scalable, Concurrent Hash Tables via Relativistic Programming","author":"triplett","year":"2011","journal-title":"Proceedings of the 2011 USENIX Conference on USENIX Annual Technical Conference (USENIX ATC&#x2019;11)"},{"key":"ref41","article-title":"Sunny Cove Microarchitecture","year":"2018"},{"key":"ref85","article-title":"Transparent hugepage support","year":"2019"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901456"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645520"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3326635"},{"key":"ref49","article-title":"Coordinated and Efficient Huge Page Management with Ingens","author":"kwon","year":"2016","journal-title":"Proceedings of the 12th USENIX conference on Operating Systems Design and Implementation (OSDI&#x2019;16)"},{"key":"ref8","article-title":"HashCache: Cache Storage for the Next Billion","author":"badam","year":"2009","journal-title":"Proceedings of the 6th USENIX Symposium on Networked Systems Design and Implementation (NSDI&#x2019;09)"},{"key":"ref7","author":"awad","year":"2017","journal-title":"Tech Rep SAND2017-0002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"ref6","article-title":"Cheap and Large CAMs for High Performance Data-Intensive Networked Systems","author":"anand","year":"2010","journal-title":"Proceedings of the 7th USENIX Symposium on Networked Systems Design and Implementation (NSDI&#x2019;10)"},{"key":"ref5","article-title":"Architecture Programmer&#x2019;s Manual","volume":"2","year":"2019"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"ref81","article-title":"A modular, cross-platform and multi-threaded benchmark tool","year":"2019"},{"key":"ref40","article-title":"5-Level Paging and 5-Level EPT (White Paper)","year":"2015"},{"key":"ref84","doi-asserted-by":"crossref","DOI":"10.1145\/146628.140406","article-title":"Tradeoffs in Supporting Two Page Sizes","author":"talluri","year":"1992","journal-title":"19th International Symposium on Computer Architecture"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224071"},{"key":"ref80","article-title":"SmartCuckoo: A Fast and Cost-Efficient Hashing Index Scheme for Cloud Storage Systems","author":"sun","year":"2019","journal-title":"Proceedings of the 2019 USENIX Conference on USENIX Annual Technical Conference (USENIX ATC&#x2019;19)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173194"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507720"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731187"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165128"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.6"},{"key":"ref31","article-title":"Performance Characteristics of Explicit Su-perpage Support","author":"gorman","year":"2010","journal-title":"Proceedings of the 2010 International Conference on Computer Architecture (ISCA&#x2019;10)"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"ref30","article-title":"Large Pages May Be Harmful on NUMA Systems","author":"gaud","year":"2014","journal-title":"Proceedings of the 2014 USENIX conference on USENIX Annual Technical Conference (USENIX ATC&#x2019;14)"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref33","article-title":"Itanium &#x2014; A System Implementor&#x2019;s Tale","author":"gray","year":"2005","journal-title":"Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC&#x2019;05)"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"ref32","article-title":"The what, the why and the where to of anti-fragmentation","author":"gorman","year":"2005","journal-title":"Linux Symposium"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237041"},{"key":"ref1","article-title":"Memory Fragmentation Tool","year":"0"},{"key":"ref39","article-title":"Itanium Architecture Software Developer&#x2019;s Manual","volume":"2","year":"2010"},{"key":"ref38","article-title":"PowerPC Microprocessor Family: The Programming Environments Manual for 32 and 64-bit Microprocessors","year":"2005"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224419"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188618"},{"key":"ref24","article-title":"Optimizing the Idle Task and Other MMU Tricks","author":"dougan","year":"1999","journal-title":"Proceedings of the Third Symposium on Operating Systems Design and Implementation (OSDI'99)"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2819001.2819002"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"ref26","author":"eranian","year":"2000","journal-title":"Tech Rep HPL-2000-85"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139051224"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref20","article-title":"Lock-free concurrent level hashing for persistent memory","author":"chen","year":"0"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"ref63","article-title":"Dal&#x00ED;: A Periodically Persistent Hash Map","author":"nawab","year":"2017","journal-title":"International Symposium on Distributed Computing"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694359"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173203"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304064"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"ref27","article-title":"MemC3: Compact and Concurrent MemCache with Dumber Caching and Smarter Hashing","author":"fan","year":"2013","journal-title":"Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI&#x2019;13)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.37"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060299"},{"key":"ref61","article-title":"Write-Optimized Dynamic Hashing for Persistent Memory","author":"nam","year":"0"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Montreal, QC, Canada","start":{"date-parts":[[2023,2,25]]},"end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10071061.pdf?arnumber=10071061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,17]],"date-time":"2023-04-17T13:35:55Z","timestamp":1681738555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10071061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":91,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10071061","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}