{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:13Z","timestamp":1772725513604,"version":"3.50.1"},"reference-count":76,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10071082","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T13:42:55Z","timestamp":1679665375000},"page":"677-690","source":"Crossref","is-referenced-by-count":4,"title":["SecPB: Architectures for Secure Non-Volatile Memory with Battery-Backed Persist Buffers"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Freij","sequence":"first","affiliation":[{"name":"North Carolina State University,North Carolina,USA"}]},{"given":"Huiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"North Carolina State University,North Carolina,USA"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"University of Central Florida,Florida,USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413140"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465906"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.179"},{"key":"ref15","article-title":"Intel sgx explained","author":"costan","year":"2016","journal-title":"Cryptology ePrint Archive Report 2006\/086"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01760-5_6"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2863281"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2917178"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080240"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_20"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480067"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00015"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4842-4932-1"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00046"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.16"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428036"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658636"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1145\/1152154.1152170","article-title":"Efficient Data Protection for Distributed Shared Memory Multiprocessors","author":"brian rogers","year":"2006","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2003.1258477"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428036"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062205"},{"key":"ref49","article-title":"Deprecating the pcommit instruction","author":"rudoff","year":"2016"},{"key":"ref8","article-title":"AMD SEV-SNP: Strengthening VM Isolation with Integrity Protection and More","year":"2020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3447818.3460377"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322250"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00044"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2020.3020085"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322206"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00035"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.09.016"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref75","article-title":"Secpm: a secure and persistent memory system for non-volatile memory","author":"zuo","year":"2018","journal-title":"10th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 18)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3524059.3532381"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322252"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783741"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358290"},{"key":"ref2","article-title":"Intel® Core™ i9 - 12900KS Processor","year":"2022"},{"key":"ref1","article-title":"Die walkthrough: Alder Lake-S\/p and a touch of zen 3","year":"2022"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.162"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00072"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC50251.2020.00032"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3447818.3460374"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702283"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1126\/science.1200770"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00040"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480118"},{"key":"ref67","article-title":"Fast secure processor for inhibiting software piracy and tampering","author":"yang","year":"2003","journal-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref26","article-title":"Intel Architecture Memory Encryption Technologies Specification","year":"2019"},{"key":"ref25","article-title":"Intel and micron produce breakthrough memory technology","year":"2015"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694387"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183547"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3487"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19325-5_11"},{"key":"ref22","article-title":"Lest we remember: Cold boot attacks on encryption keys","author":"halderman","year":"2008","journal-title":"USENIX Security Symposium"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317869"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980064"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136502"},{"key":"ref28","article-title":"AMD Memory Encryption","author":"kaplan","year":"2016"},{"key":"ref27","article-title":"Intel® architecture memory encryption technologies","year":"2021"},{"key":"ref29","article-title":"Bi-layered rram with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"2011 Symposium on VLSI Technology - Digest of Technical Papers"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379237"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522322"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2923004"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Montreal, QC, Canada","start":{"date-parts":[[2023,2,25]]},"end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10071082.pdf?arnumber=10071082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,17]],"date-time":"2023-04-17T13:35:32Z","timestamp":1681738532000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10071082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":76,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10071082","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}