{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:44:05Z","timestamp":1758123845451,"version":"3.37.3"},"reference-count":65,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10071093","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"964-976","source":"Crossref","is-referenced-by-count":3,"title":["Realizing Extreme Endurance Through Fault-aware Wear Leveling and Improved Tolerance"],"prefix":"10.1109","author":[{"given":"Jiangwei","family":"Zhang","sequence":"first","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenhua","family":"Zhu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald","family":"Kline","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Pittsburgh,Department of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Spec cpu2017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897993"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465850"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001433"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref8","first-page":"433","article-title":"Aegis: Partitioning data block for efficient recovery of stuck-at-faults in phase change memory","author":"Fan","year":"2013","journal-title":"MICRO"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2019.2962127"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"article-title":"Sawl: A self-adaptive wear-leveling nvm scheme for high performance storage systems","year":"2019","author":"Huang","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3068704"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522321"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.56"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2018.00013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958221"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993624"},{"key":"ref18","article-title":"Flash memory device for performing bad block management and method of performing bad block management of flash memory device","volume-title":"uS Patent","author":"Jo","year":"2008"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"ref20","first-page":"323","article-title":"Technology for sub-50nm dram and nand flash manufacturing","author":"Kim","year":"2005","journal-title":"IEDM"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.5573\/IEIESPC.2021.10.1.055"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2929393"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00037"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341922"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288743"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/hpca53966.2022.00086"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263949"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406559"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3332257"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815980"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2010.46"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132410"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2525982"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3093832"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431529"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431529"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3151083"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203786"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3243906"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196138"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00074"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/date.2018.8342271"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00044"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694387"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176713"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203839"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.68"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2858186"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001192"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.45"},{"key":"ref59","first-page":"2","article-title":"Characterizing and mitigating the impact of process variations on phase change based memory systems","volume-title":"2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Zhang"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062329"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1063\/1.5124915"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1063\/1.5124915"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974656"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555759"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480746"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","start":{"date-parts":[[2023,2,25]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10071093.pdf?arnumber=10071093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:11:47Z","timestamp":1707829907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10071093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":65,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10071093","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}