{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:59:22Z","timestamp":1730224762256,"version":"3.28.0"},"reference-count":74,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10071113","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"206-219","source":"Crossref","is-referenced-by-count":0,"title":["Safety Hints for HTM Capacity Abort Mitigation"],"prefix":"10.1109","author":[{"given":"Anirudh","family":"Jain","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology,School of Computer Science,Atlanta,Georgia,USA"}]},{"given":"Divya Kiran","family":"Kadiyala","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering,Atlanta,Georgia,USA"}]},{"given":"Alexandros","family":"Daglis","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Computer Science,Atlanta,Georgia,USA"}]}],"member":"263","reference":[{"key":"ref1","article-title":"LLVM Project Github Source"},{"key":"ref2","article-title":"RISC-V Instruction Set Manual: Standard Extension for Transactional Memory"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.ic.2009.09.004"},{"article-title":"Evaluating the Addition of Non-Transactional Loads to HTM","volume-title":"6th Workshop on the Theory of Transactional Memory (WTTM)","author":"Afek","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"ref6","article-title":"ARM Architecture Reference Manual: Coprocessor Instructions"},{"key":"ref7","article-title":"New Technologies for the Arm A-Profile Architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336227"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref10","article-title":"Measuring Software Performance on Linux","volume":"abs\/1811.01412","author":"Becker","year":"2018","journal-title":"CoRR"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618818"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3459898.3463901"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485942"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/35037.42270"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.34"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168901"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168903"},{"key":"ref20","article-title":"The Azul Hardware Transactional Memory Experience","volume-title":"Hydra Distributed Computing Conference talk","author":"Click","year":"2019"},{"year":"2020","key":"ref21","article-title":"Intel Architecture Instruction Set Extensions and Future Features Programming Reference"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.26"},{"key":"ref23","first-page":"93","article-title":"Increasing\u00b4 the effectiveness of directory caches by deactivating coherence for private memory blocks","volume-title":"Proc. 38th Int. Symp. Comp. Architecture (ISCA)","author":"Cuesta"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250722"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688552"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3293883.3295714"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01728-5"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133984"},{"article-title":"Quantifying the Capacity Limitations of Hardware Transactional Memory","volume-title":"7th Workshop on the Theory of Transactional Memory (WTTM)","author":"Hasenplaugh","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref35","article-title":"Transactional execution debugging"},{"year":"2018","key":"ref36","article-title":"POWER9 Processor User\u2019s Manual (version 2.0)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2012.2222991"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48096-0_33"},{"year":"2022","key":"ref39","article-title":"Restricted transactional memory overview"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s00446-019-00363-1"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2018.00026"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00045"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380199"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.9"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750403"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243186"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446072"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"article-title":"SESC simulator","year":"2005","author":"Renau","key":"ref54"},{"key":"ref55","first-page":"241","article-title":"Complexity-effective multicore coherence","volume-title":"Proc. 21st Int. Conf. Parallel Architecture and Compilation Techniques (PACT)","author":"Ros"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250744"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237045"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698570"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/237721.237727"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"author":"Sui","key":"ref61","article-title":"SVF: Pointer Analysis for C and C++"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.24"},{"year":"2010","key":"ref63","article-title":"TPC Benchmark C"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080214"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00058"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00027"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/3505250"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771794"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref73","first-page":"225","article-title":"Hardware Enforcement of Application Security Policies Using Tagged Memory","volume-title":"Proc. 8th Symp. Operating Sys. Design and Implementation (OSDI)","author":"Zeldovich"},{"article-title":"Extending hardware transactional memory to support non-busy waiting and non-transactional actions","volume-title":"Proc. of the First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing (TRANSACT)","author":"Zilles","key":"ref74"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","start":{"date-parts":[[2023,2,25]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10071113.pdf?arnumber=10071113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:27:22Z","timestamp":1707830842000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10071113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":74,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10071113","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}