{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T23:59:28Z","timestamp":1773619168740,"version":"3.50.1"},"reference-count":53,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/hpca56546.2023.10071125","type":"proceedings-article","created":{"date-parts":[[2023,3,24]],"date-time":"2023-03-24T17:42:55Z","timestamp":1679679775000},"page":"1208-1220","source":"Crossref","is-referenced-by-count":12,"title":["CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework"],"prefix":"10.1109","author":[{"given":"Xiaoyang","family":"Lu","sequence":"first","affiliation":[{"name":"Illinois Institute of Technology,Department of Compute Science,Chicago,Illinois"}]},{"given":"Rujia","family":"Wang","sequence":"additional","affiliation":[{"name":"Illinois Institute of Technology,Department of Compute Science,Chicago,Illinois"}]},{"given":"Xian-He","family":"Sun","sequence":"additional","affiliation":[{"name":"Illinois Institute of Technology,Department of Compute Science,Chicago,Illinois"}]}],"member":"263","reference":[{"key":"ref1","article-title":"1st instruction prefetching championship"},{"key":"ref2","article-title":"2nd cache replacement championship"},{"key":"ref3","article-title":"3rd data prefetching championship"},{"key":"ref4","article-title":"The champsim simulator"},{"key":"ref5","article-title":"Pin-a dynamic binary instrumentation tool"},{"key":"ref6","article-title":"Spec cpu2017 benchmark suite"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253701"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00062"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77723-6_3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310765"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00028"},{"key":"ref15","article-title":"A dueling segmented lru replacement algorithm with adaptive bypassing","author":"Gao","year":"2010","journal-title":"JWAC 2010-1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship"},{"key":"ref16","article-title":"Mlp yes! ilp no","volume":"98","author":"Glew","year":"1998","journal-title":"ASPLOS Wild and Crazy Idea Session"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref20","first-page":"436","article-title":"Multiperspective reuse prediction","volume-title":"2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Jim\u00e9nez"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.61"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285979"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937443"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2001.970573"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-021-0771-8"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2912573"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00048"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00068"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.25"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645796"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/98457.98523"},{"key":"ref39","first-page":"355","article-title":"The evicted- address filter: A unified mechanism to address both cache pollution and thrashing","volume-title":"2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Seshadri"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00033"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00048"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358319"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241625"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.227"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824338"},{"key":"ref48","first-page":"430","article-title":"Ship: Signature-based hit predictor for high performance caching","volume-title":"Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Wu"},{"key":"ref49","first-page":"442","article-title":"Pacman: prefetch-aware cache management for high performance caching","volume-title":"Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Wu"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555778"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502483"},{"key":"ref53","article-title":"Ship++: Enhancing signature-based hit predictor for improved cache performance","volume-title":"Proceedings of the Cache Replacement Championship (CRC\u201917) held in Conjunction with the International Symposium on Computer Architecture (ISCA\u201917)","author":"Young"}],"event":{"name":"2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","location":"Montreal, QC, Canada","start":{"date-parts":[[2023,2,25]]},"end":{"date-parts":[[2023,3,1]]}},"container-title":["2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10070856\/10070923\/10071125.pdf?arnumber=10071125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:13:49Z","timestamp":1707830029000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10071125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/hpca56546.2023.10071125","relation":{},"subject":[],"published":{"date-parts":[[2023,2]]}}}