{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:14:10Z","timestamp":1772694850446,"version":"3.50.1"},"reference-count":48,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF 2107470,CCF 2316233"],"award-info":[{"award-number":["CCF 2107470,CCF 2316233"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408509","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-14","source":"Crossref","is-referenced-by-count":0,"title":["PhasedStore: Supporting High-Performance Write-Through Cache-Coherence Protocols Under TSO"],"prefix":"10.1109","author":[{"given":"Burak","family":"Ocalan","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign,Urbana,Illinois,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chloe","family":"Alverti","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,Urbana,Illinois,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shashwat","family":"Jaiswal","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,Urbana,Illinois,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonis","family":"Psistakis","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,Urbana,Illinois,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Koufaty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suyash","family":"Mahar","sequence":"additional","affiliation":[{"name":"University of California, San Diego,San Diego,California,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Swanson","sequence":"additional","affiliation":[{"name":"University of California, San Diego,San Diego,California,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,Urbana,Illinois,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Microsecond Consensus for Microsecond Applications","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2020, Virtual Event, November 4\u20136, 2020","author":"Aguilera","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/micro56248.2022.00037"},{"key":"ref3","volume-title":"AMD Ryzen 9 9950X3D Processor","year":"2025"},{"key":"ref4","volume-title":"Arm AMBA CHI Architecture Specification","year":"2024"},{"key":"ref5","article-title":"Implications of CPU Caching on Byte-addressable Non-Volatile Memory Programming","author":"Bhandari","year":"2012","journal-title":"HP Laboratories, Tech. Rep."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/iiswc.2008.4636090"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","author":"Bienia","year":"2008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00065"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00054"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.31"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"ref12","volume-title":"CXL Specification","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192028"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3669900"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1007\/3-540-61474-5_86","article-title":"The Mur $\\phi$ verification system","volume-title":"International Conference on Computer Aided Verification","author":"Dill","year":"1996"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125941"},{"key":"ref18","first-page":"355","article-title":"Two Techniques to Enhance the Performance of Memory Consistency Models","volume-title":"Proceedings of the 1991 International Conference on Parallel Processing (ICPP)","volume":"1","author":"Gharachorloo","year":"1991"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134503"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835930"},{"key":"ref21","article-title":"Tigon: A Distributed Database for a CXL Pod","volume-title":"Proceedings of the 19th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201925)","author":"Huang","year":"2025"},{"key":"ref22","article-title":"ZooKeeper: Waitfree Coordination for Internet-scale Systems","volume-title":"2010 USENIX Annual Technical Conference","author":"Hunt","year":"2010"},{"key":"ref23","volume-title":"Pin - a dynamic binary instrumentation tool","year":"2024"},{"key":"ref24","volume-title":"Intel Core i9\u201314901TE Processor (36M Cache, up to 5.50 GHz)","year":"2025"},{"key":"ref25","volume-title":"eADR: New Opportunities for Persistent Memory Applications","year":"2021"},{"key":"ref26","volume-title":"Intel Sapphire Rapids","year":"2023"},{"key":"ref27","article-title":"Memory Sharing with CXL: Hardware and Software Design Approaches","author":"Jain","year":"2024","journal-title":"arXiv preprint"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750421"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3715987"},{"key":"ref30","volume-title":"CXL Memory Expansion: A Closer Look on Actual Platform","year":"2024"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/dsn58367.2023.00030"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1145\/2540708.2540747","article-title":"Heterogeneous system coherence for integrated CPU-GPU systems","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Power","year":"2013"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783736"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2018.00028"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414645"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"ref39","article-title":"Object Storage on CRAQ: HighThroughput Chain Replication for Read-Mostly Workloads","volume-title":"Proceedings of the 2009 USENIX Annual Technical Conference, USENIX ATC 2009","author":"Terrace","year":"2009"},{"key":"ref40","first-page":"91","article-title":"Chain Replication for Supporting High Throughput and Availability","volume-title":"6th Symposium on Operating System Design and Implementation (OSDI 2004)","author":"Van Renesse","year":"2004"},{"key":"ref41","volume-title":"The SPARC architecture manual, Version 9","author":"Weaver","year":"1994"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"ref44","article-title":"CXL Shared Memory Programming: Barely Distributed and Almost Persistent","author":"Xu","year":"2024","journal-title":"arXiv preprint"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3722212.3724460"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731074"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613135"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3698783.3699377"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408509.pdf?arnumber=11408509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:35:47Z","timestamp":1772692547000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408509","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}