{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:14:07Z","timestamp":1772694847949,"version":"3.50.1"},"reference-count":54,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2024YFB4505501"],"award-info":[{"award-number":["2024YFB4505501"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSF of China","doi-asserted-by":"publisher","award":["62341411,62222214,U22A2028,62302478"],"award-info":[{"award-number":["62341411,62222214,U22A2028,62302478"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002360","name":"Strategic Priority Research Program of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB0660200,XDB0660201,XDB0660202"],"award-info":[{"award-number":["XDB0660200,XDB0660201,XDB0660202"]}],"id":[{"id":"10.13039\/501100002360","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004739","name":"Youth Innovation Promotion Association CAS","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004739","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408520","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-16","source":"Crossref","is-referenced-by-count":0,"title":["Cambricon-CIM: Enabling Energy-Efficient and Error-Resilient Analog CIM Acceleration via Reformation of Coding Bases"],"prefix":"10.1109","author":[{"given":"Hongrui","family":"Guo","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianrui","family":"Ma","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zidong","family":"Du","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mo","family":"Zou","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifan","family":"Hao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongwei","family":"Zhao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xing","family":"Hu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiwei","family":"Xu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Guo","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianshi","family":"Chen","sequence":"additional","affiliation":[{"name":"Cambricon Technologies Co., Ltd.,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-023-06337-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589062"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LATS53581.2021.9651789"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067289"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3266269"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005754"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772821"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LATS58125.2023.10154503"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-49324-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3509432"},{"key":"ref13","first-page":"1","article-title":"Fundamental limits on the precision of in-memory architectures","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Gonugondla","year":"2020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3124757"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00121"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589350"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3058510"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.5555\/2999134.2999257"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528768"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492444"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM59499.2023.10365980"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00087"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746336"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589089"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3330080"},{"key":"ref31","first-page":"2383","article-title":"SQuAD: 100,000+ questions for machine comprehension of text","volume-title":"Proceedings of the 2016 Conference on Empirical Methods in Natural Language Processing","author":"Rajpurkar"},{"key":"ref32","first-page":"1","article-title":"Analog\/mixed-signal hardware error modeling for deep learning inference","volume-title":"Proceedings of the 56th Annual Design Automation Conference2019","author":"Rekhi","year":"2019"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3316781.3317770","article-title":"Analog\/mixed-signal hardware error modeling for deep learning inference","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Rekhi","year":"2019"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10557977"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3082107"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/NewCAS58973.2024.10666368"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/ISSCC42613.2021.9365984","article-title":"16.3 a 28 nm 384 kb 6t-sram computation-in-memory macro with 8b precision for ai edge chips","volume-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"64","author":"Su","year":"2021"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2015.7298594"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref47","volume-title":"Visual transformers: Tokenbased image representation and processing for computer vision","author":"Wu","year":"2020"},{"key":"ref48","article-title":"Aidac: A low-cost in-memory computing architecture with all-analog multi-bit compute and interconnect","author":"Xuan","year":"2023","journal-title":"arXiv preprint"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3457898"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433965"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/ICS.2024.3422968"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3301814"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/iscas58744.2024.10558023"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-023-3800-9"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408520.pdf?arnumber=11408520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:35:42Z","timestamp":1772692542000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408520\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408520","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}