{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:14:06Z","timestamp":1772694846556,"version":"3.50.1"},"reference-count":80,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408522","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-17","source":"Crossref","is-referenced-by-count":0,"title":["Tempranillo: Non-Speculative Early Register Release"],"prefix":"10.1109","author":[{"given":"Carlos","family":"Escuin","sequence":"first","affiliation":[{"name":"Computing Systems Lab, Huawei Technologies,AG,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo Salvatore","family":"Galfano","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Technologies,AG,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide Basilio","family":"Bartolini","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Technologies,AG,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leeor","family":"Peled","sequence":"additional","affiliation":[{"name":"Huawei - Toga Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Alipour","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Technologies,AG,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"AMD\u2019s Zen 4 Part 1: Frontend and Execution Engine."},{"key":"ref2","volume-title":"ARM developer manual: DMB, DSB, and ISB."},{"key":"ref3","volume-title":"ARM developer manual: Types of exception."},{"key":"ref4","volume-title":"cMcPAT."},{"key":"ref5","volume-title":"The end of moore\u2019s law: what happens next?"},{"key":"ref6","volume-title":"Hot Chips 2023: ARM\u2019s neoverse V2."},{"key":"ref7","volume-title":"Icarus Verilog."},{"key":"ref8","volume-title":"Intel details golden cove: Next-generation big core for client and server socs."},{"key":"ref9","volume-title":"Popping the Hood on Golden Cove."},{"key":"ref10","volume-title":"SPEC CPU 2006 benchmark suite"},{"key":"ref11","volume-title":"SPEC CPU 2017 benchmark suite."},{"key":"ref12","volume-title":"Zen 4 - Microarchitectures - AMD."},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2013.6522306"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2003.1253246"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ipdps.2007.370237"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-018-1369-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3075564.3075581"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.494105"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2001.991122"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152194"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2008.2000243"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2012.6169033"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ispass.2004.1291357"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/hcs59251.2023.10254718"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605419"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isca.1998.694770"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1024295.1024296"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2004.10008"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2004.1347965"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.1996.501172"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/12.509907"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isca.1999.765948"},{"key":"ref35","volume-title":"Microarchitecture: An Implementation Perspective, ser. Synthesis Lectures on Computer Architecture","author":"Gonz\u00e1lez","year":"2010"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589087"},{"key":"ref37","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly","year":"2005","journal-title":"J. Instr. Level Parallelism"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/pact.2009.42"},{"issue":"4","key":"ref39","doi-asserted-by":"crossref","first-page":"549","DOI":"10.5344\/ajev.2012.12012","article-title":"Genetic origin of the grapevine cultivar tempranillo","volume":"63","author":"Ib\u00e1\u00f1ez","year":"2012","journal-title":"American Journal of Enology and Viticulture"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2018.00019"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/pact.2005.14"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1582710.1582714"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/micro.1998.742783"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2004.10011"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/hpca57654.2024.00045"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614272"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2011.6105405"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ispass.2018.00028"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006728"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"ref52","volume-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2009.95"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2002.1176234"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/hpca56546.2023.10071122"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/micro.1999.809456"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/icpp.2002.1040854"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2004.79"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/micro.1993.282756"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0220135"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/icaccs51430.2021.9441928"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/acssc.1995.540843"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243208"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258512"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080220"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2018.00028"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/l-ca.2007.15"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2003.1253244"},{"key":"ref70","author":"Shen","year":"2013","journal-title":"Modern processor design: fundamentals of superscalar processors\u201d. \u201cWaveland Press"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327125"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2005.10"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ispass.2004.1291358"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/micro.1997.645812"},{"key":"ref75","doi-asserted-by":"crossref","first-page":"102227","DOI":"10.1016\/j.vlsi.2024.102227","article-title":"Highperformance and low-power decoder circuits for srams using mixedlogic scheme","volume":"98","author":"Xia","year":"2024","journal-title":"Integration"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327175"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/acssc.1999.831925"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/acssc.2000.910642"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756135"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408522.pdf?arnumber=11408522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:35:35Z","timestamp":1772692535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":80,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408522","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}