{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:14:21Z","timestamp":1772694861730,"version":"3.50.1"},"reference-count":88,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"MSIT (Ministry of Science, ICT), Korea","doi-asserted-by":"publisher","award":["RS-2024-00456287"],"award-info":[{"award-number":["RS-2024-00456287"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010418","name":"IITP","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408527","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-16","source":"Crossref","is-referenced-by-count":0,"title":["ReScue: Reliable and Secure CXL Memory"],"prefix":"10.1109","author":[{"given":"Chihun","family":"Song","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Austin Antony","family":"Cruz","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael Jaemin","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minbok","family":"Wi","sequence":"additional","affiliation":[{"name":"Seoul National University,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaohan","family":"Ye","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyungsan","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangyeol","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Advanced hardware error handling for x 86 Linux: mcelog","year":"2025"},{"key":"ref2","volume-title":"Hacking DDR Memory Serial Presence Detect","year":"2025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00027"},{"key":"ref4","volume-title":"5th Generation AMD EPYC Processors","year":"2025"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SP61157.2025.00048"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707242"},{"key":"ref7","volume-title":"The GAP Benchmark Suite","author":"Beamer","year":"2017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref9","volume-title":"Why AXI Protocol Supports Multiple Outstanding Transactions and How to Verify It Using UVM","author":"Bhuyan","year":"2025"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN64029.2025.00018"},{"key":"ref11","volume-title":"Controller IP for CXL","year":"2025"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref14","article-title":"A Case for CXL-Centric Server Processors","author":"Cho","year":"2023","journal-title":"arXiv preprint"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC41406.2024.00101"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3703354"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3669900"},{"key":"ref18","volume-title":"A White Paper on the Benefits of Chip-kill-Correct ECC for PC Server Main Memory","author":"Dell","year":"1997"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507747"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446080"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref23","volume-title":"Intel Xeon Gold 6538Y+ Processor","year":"2023"},{"key":"ref24","volume-title":"Intel Xeon 6980P Processor","year":"2024"},{"key":"ref25","volume-title":"Compute Express Link (CXL) FPGA IP","year":"2025"},{"key":"ref26","volume-title":"External Memory Interfaces Agilex 7 F-Series and I-Series FPGA IP User Guide","year":"2025"},{"key":"ref27","volume-title":"Intel Memory Latency Checker v3.11b","year":"2025"},{"key":"ref28","volume-title":"Products formerly Granite Rapids","year":"2025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"ref31","volume-title":"JESD79\u20135, DDR5 Specification","year":"2020"},{"key":"ref32","volume-title":"JESD79\u20134D, DDR4 SDRAM Standard","year":"2021"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702274"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1145\/3613424.3614294","article-title":"Predicting Future-System Reliability with a Component-Level DRAM Fault Model","volume-title":"Proceedings of the 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201923)","author":"Jung","year":"2023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2026.3656472"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.62"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3631882.3631900"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"ref39","article-title":"Half-Double: Hammering From the Next Row Over","volume-title":"Proceedings of the 31st USENIX Security Symposium (USENIX Security\u201922)","author":"Kogler","year":"2022"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3715987"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589063"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"ref47","volume-title":"Cxl near-memory compute and expansion","year":"2025"},{"key":"ref48","volume-title":"CXL Near-Memory Compute and Expansion","year":"2025"},{"key":"ref49","volume-title":"Marvell intros CXL 2.0 memory acceleration and expansion gear","author":"Mellor","year":"2024"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179450"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3296153"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00083"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3656019.3676952"},{"key":"ref55","volume-title":"Introducing the CXL 3.X Specification","author":"Natu","year":"2025"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3061349"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00078"},{"key":"ref58","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","volume-title":"Proceedings of the 25th USENIX Security Symposium (USENIX Security\u201916)","author":"Pessl","year":"2016"},{"key":"ref59","volume-title":"CXL 2.0 Controller","year":"2025"},{"key":"ref60","volume-title":"CXL 3.1 Controller","year":"2025"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268437"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"ref63","doi-asserted-by":"crossref","DOI":"10.1145\/2540708.2540723","article-title":"Implicit-Storing and Redundant-Encoding-of-Attribute Information in Error-Correction-Codes","volume-title":"Proceedings of the 46th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913)","author":"Sazeides","year":"2013"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830795"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310311"},{"key":"ref67","volume-title":"CXL 2.0 and 3.0 for Storage and Memory Applications","author":"Solomon","year":"2022"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/3736548.3737828"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651325"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3711999"},{"key":"ref72","doi-asserted-by":"crossref","DOI":"10.1145\/3613424.3614256","article-title":"Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices","volume-title":"Proceedings of the 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201923)","author":"Sun","year":"2023"},{"key":"ref73","volume-title":"Synopsys CXL Controller IP","year":"2025"},{"key":"ref74","first-page":"213","article-title":"Throwhammer: rowhammer attacks over the network and defenses","volume-title":"Proceedings of the 2018 USENIX Conference on Usenix Annual Technical Conference, ser. USENIX ATC \u201918. USA: USENIX Association","author":"Tatar","year":"2018"},{"key":"ref75","volume-title":"8-DIMM CXL Add-in card (CXA-8F2W)","author":"Technologies","year":"2025"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214296"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218599"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.27"},{"key":"ref80","article-title":"Sudoku: Decomposing DRAM Address Mapping into Component Functions","volume-title":"Fifth Workshop on DRAM Security (DRAMSec\u201925) co-located with ISCA 2025","author":"Wi","year":"2025"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070966"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2607174"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref84","volume-title":"Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype","author":"Zeng","year":"2025"},{"key":"ref85","article-title":"Managing Memory Tiers with CXL in Virtualized Environments","volume-title":"18th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201924)","author":"Zhong","year":"2024"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.36"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.53"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2016.7893122"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408527.pdf?arnumber=11408527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:36:04Z","timestamp":1772692564000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":88,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408527","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}