{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:20:26Z","timestamp":1772695226285,"version":"3.50.1"},"reference-count":74,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408560","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-15","source":"Crossref","is-referenced-by-count":0,"title":["MemSOS: OS-Guided Selective Memory Mirroring"],"prefix":"10.1109","author":[{"given":"Junghoon","family":"Kim","sequence":"first","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongheon","family":"Jeong","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seokwon","family":"Moon","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong Hoon","family":"Seo","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yeonhong","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinkyu","family":"Jeong","sequence":"additional","affiliation":[{"name":"Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SC41405.2020.00065"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS47774.2020.00090"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2018.8644579"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3297280.3297425"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3027360"},{"key":"ref10","article-title":"Cisco UCS Server BIOS Tokens in Intersight Managed Mode","year":"2021","journal-title":"Cisco"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.63"},{"key":"ref12","article-title":"Dell PowerEdge R630 Owner\u2019s Manual","year":"2023","journal-title":"Dell"},{"issue":"1-23","key":"ref13","first-page":"5","article-title":"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory","volume":"11","author":"Dell","year":"1997","journal-title":"IBM Microelectronics Division"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452049"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357527"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/iccd53106.2021.00077"},{"key":"ref17","article-title":"Memory Mirror and Memory Patrol for Improved System Reliability","year":"2023","journal-title":"Fujitsu"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304013"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.48"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150989"},{"key":"ref21","article-title":"Address Range Partial Memory Mirroring","year":"2016","journal-title":"Intel"},{"key":"ref22","article-title":"New Reliability, Availability, and Serviceability (RAS) Features in the Intel\u00ae Xeon\u00ae Processor Family","year":"2017","journal-title":"Intel"},{"key":"ref23","article-title":"Intel Server Board M50CYP2SB Technical Product Specification","year":"2025","journal-title":"Intel Corporation, Tech. Rep., 2022"},{"key":"ref24","article-title":"Intel Server D40AMP Family","year":"2022","journal-title":"Intel"},{"key":"ref25","article-title":"Intel Server System M50CYP1UR Technical Product Specification","year":"2025","journal-title":"Intel Corporation, Tech. Rep., 2022"},{"key":"ref26","article-title":"Intel\u00ae Xeon\u00ae Processor Scalable Family Technical Overview","year":"2022","journal-title":"Intel"},{"key":"ref27","article-title":"Post Package Repair (PPR)","year":"2023","journal-title":"Intel"},{"key":"ref28","article-title":"Timed Process Event Based Sampling","year":"2023","journal-title":"Intel"},{"key":"ref29","article-title":"4th Gen Intel Xeon Scalable Processors: Reliability, Availability, and Serviceability","year":"2024","journal-title":"Intel"},{"key":"ref30","article-title":"4th Gen Intel\u00ae Xeon\u00ae Processor Scalable Family, Codename Sapphire Rapids","year":"2024","journal-title":"Intel"},{"key":"ref31","article-title":"ITIC Reports and Survey Results","year":"2024","journal-title":"ITIC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589051"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"944","DOI":"10.1145\/3613424.3614294","article-title":"Predicting Future-System Reliability with a Component-Level DRAM Fault Model","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture (MIC R O)","author":"Jung","year":"2023"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607081"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.60"},{"key":"ref37","first-page":"705","article-title":"Coordinated and Efficient Huge Page Management with Ingens","volume-title":"12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16), ser. OSDI \u201916","author":"Kwon","year":"2016"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3329984"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/irps48203.2023.10117889"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480089"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"ref42","article-title":"Lenovo\u2019s Best Practices in Response to the Intel\u00ae Uncorrectable Memory Error Handling on Gen 1, Gen 2 or \u201cH","year":"2021","journal-title":"SKUs of Gen 3 Xeon\u00ae Scalable Processors"},{"key":"ref43","year":"2023","journal-title":"Memory Mirroring Mode"},{"key":"ref44","year":"2023","journal-title":"Using Memory Mirroring and Address Range Mirroring in VMware ESXi on Lenovo ThinkSystem Servers"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SC41404.2022.00081"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3343737.3343745"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2017.8258257"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00020"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9041963"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.38"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422796"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358267"},{"key":"ref58","article-title":"CloudSuite","year":"2023","journal-title":"Parallel Systems Architecture Lab"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00032"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00048"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2391229.2391236"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108122"},{"key":"ref64","article-title":"Analysis and Modeling of Memory Errors from Large-Scale Field Data Collection","author":"Siddiqua","year":"2003","journal-title":"SELS"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref66","article-title":"SuperMicro User Manual","year":"2019","journal-title":"SuperMicro"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.13"},{"key":"ref68","article-title":"DDR5 Memory Performance Scaling with AMD Zen 5 - techpowerup.com","year":"2024","journal-title":"TECHPOWERUP"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387517"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2011.5754522"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/3631882.3631886"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323692"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507774"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408560.pdf?arnumber=11408560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:48:30Z","timestamp":1772693310000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":74,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408560","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}