{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:22:08Z","timestamp":1772695328091,"version":"3.50.1"},"reference-count":54,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000848","name":"University of Edinburgh","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000848","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100013258","name":"Arm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100013258","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003816","name":"Huawei","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000899","name":"Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000899","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004351","name":"Cisco","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408567","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-16","source":"Crossref","is-referenced-by-count":0,"title":["The Last-Level Branch Predictor Revisited"],"prefix":"10.1109","author":[{"given":"David","family":"Schall","sequence":"first","affiliation":[{"name":"Technical University of Munich,Munich,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M\u00e1ria","family":"\u010eura\u010dkov\u00e1","sequence":"additional","affiliation":[{"name":"University of Edinburgh,Edinburgh,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[{"name":"University of Edinburgh,Edinburgh,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00014"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1145\/3307650.3322234","article-title":"AsmDB: understanding and mitigating front-end stalls in warehouse-scale computers","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture (ISCA)","author":"Ayers","year":"2019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3730998"},{"key":"ref7","article-title":"Next generation \u201czen 5","volume-title":"core","author":"Cohen","year":"2024"},{"key":"ref8","volume-title":"The University of Utah","year":"2024"},{"key":"ref9","article-title":"Timely, efficient, and accurate branch pre-computation","author":"Deshmukh","year":"2024","journal-title":"ser. MICRO \u201924"},{"issue":"4","key":"ref10","first-page":"277","article-title":"Oltpbench: An extensible testbed for benchmarking relational databases","volume":"7","author":"Difallah","year":"2013","journal-title":"PVLDB"},{"key":"ref11","volume-title":"Google workload traces","year":"2024"},{"key":"ref12","volume-title":"Improving branch prediction by understanding branch behavior","author":"Evers","year":"2000"},{"key":"ref13","volume-title":"Introduction to node.js.","author":"Foundation","year":"2024"},{"key":"ref14","volume-title":"gem5","year":"2022"},{"key":"ref15","volume-title":"gem5 documentation","year":"2025"},{"key":"ref16","volume-title":"The Championship Simulator: Architectural Simulation for Education and Competition","author":"Gober","year":"2022"},{"key":"ref17","volume-title":"Fastcgi process manager (fpm)","year":"2024"},{"key":"ref18","volume-title":"Intel Xeon Gold 5418N Processor","year":"2024"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2798718"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183523"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00017"},{"key":"ref23","volume-title":"vswarm-u: Microarchitecture for serverless workloads","year":"2022"},{"key":"ref24","volume-title":"Lion cove: Intel\u2019s p-core roars","author":"Lam","year":"2024"},{"key":"ref25","volume-title":"Next gen p-core: The lion cove architecture","author":"Lempe","year":"2024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9042108"},{"key":"ref27","article-title":"The gem5 Simulator: Version 20.0+","volume":"abs\/2007.03152","author":"Lowe-Power","year":"2020","journal-title":"CoRR"},{"key":"ref28","volume-title":"Workload behavior driven memory subsystem design for hyperscale","author":"Mahar","year":"2023"},{"key":"ref29","article-title":"A PPM-like, Tag-based Predictor","volume":"7","author":"Michaud","year":"2005","journal-title":"J. Instr. Level Parallelism"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"ref31","article-title":"source>Arm neoverse v2 platform: Leadership performance and power efficiency for next-generation cloud computing, ml and hpc workloads","volume-title":"HotChips2023","year":"2023"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.1145\/3466752.3480053","article-title":"Branch runahead: An alternative to branch prediction for impossible to predict branches","volume-title":"MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Pruett","year":"2021"},{"key":"ref33","volume-title":"Fetch directed instruction prefetching for gem5. [Online]. Available","author":"Schall","year":"2023"},{"key":"ref34","volume-title":"Speculative update for tage-sc-1","author":"Schall","year":"2025"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527390"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614258"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00042"},{"key":"ref38","volume-title":"Intel details golden cove: Nextgeneration big core for client and server socs","author":"Schor","year":"2024"},{"key":"ref39","first-page":"1","article-title":"A 256 kbits 1-tage branch predictor","volume":"9","author":"Seznec","year":"2007","journal-title":"Journal of InstructionLevel Parallelism (JILP) Special Issue: The Second Championship Branch Prediction Competition (CBP-2)"},{"key":"ref40","article-title":"A 64 kbytes isl-tage branch predictor","author":"Seznec","year":"2011","journal-title":"JWAC-2: Championship Branch Prediction"},{"key":"ref41","article-title":"Tage-sc-1 branch predictors","volume-title":"Proceedings of the 4th Championship Branch Prediction","author":"Seznec","year":"2014"},{"key":"ref42","article-title":"Tage-sc-1 branch predictors again","volume-title":"5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)","author":"Seznec","year":"2016"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2003.1207004"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237169"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"ref46","article-title":"A case for (partially) TAgged GEometric history length branch prediction","volume":"8","author":"Seznec","year":"2006","journal-title":"J. Instr. Level Parallelism"},{"key":"ref47","volume-title":"Xiangshan open-sourceprocessor user guide, applicable to kunminghuv2r2","author":"source Community","year":"2025"},{"key":"ref48","volume-title":"Renaissance suite: A modern benchmark suite for the jvm","author":"Suite","year":"2024"},{"key":"ref49","volume-title":"Hyper SuperServer SYS-121H-TNR","year":"2024"},{"key":"ref50","article-title":"Improving Branch Prediction By Modeling Global History with Convolutional Neural Networks","volume":"abs\/1906.09889","author":"Tarsa","year":"2019","journal-title":"CoRR"},{"key":"ref51","volume-title":"Skylake (server) - microarchitectures - intel.","year":"2024"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00022"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00053"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408567.pdf?arnumber=11408567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:51:10Z","timestamp":1772693470000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408567","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}