{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:14:27Z","timestamp":1772694867182,"version":"3.50.1"},"reference-count":64,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408623","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-15","source":"Crossref","is-referenced-by-count":0,"title":["Enterprise Class On-Chip Accelerator Integration"],"prefix":"10.1109","author":[{"given":"Deanna","family":"Berger","sequence":"first","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[{"name":"IBM Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Craig","family":"Walters","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Sonnelitter","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hailey","family":"Nicholson","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashraf","family":"ElSharif","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yamil","family":"Rivera","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avery","family":"Francois","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cedric","family":"Lichtenau","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Kohl","sequence":"additional","affiliation":[{"name":"IBM Infrastructure"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isca45697.2020.00012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isca45697.2020.00014"},{"key":"ref3","article-title":"Caching in multicore and multiprocessor architectures","volume-title":"Patent No. US 9,514,050","author":"Agarwal","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2000.898075"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2003.1234523"},{"key":"ref6","article-title":"Lateral persistence directory states","volume-title":"Patent No. US 11,620,231","author":"Bamdhamravuri","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2004.21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2022.3193642"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/hcs61935.2024.10665304"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063030"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2018.2800218"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2873582"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2014.12"},{"key":"ref14","article-title":"Horizontal cache persistence in a multi-compute node, symmetric multiprocessing computer","volume-title":"Patent No. US 8,364,904","author":"Blake","year":"2013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2020.3008109"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2011.2173962"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2020.3008145"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/hpca57654.2024.00080"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2006.17"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/l-ca.2011.18"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870449"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/sj.71.0002"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2015.2418591"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2014.6835959"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731541"},{"key":"ref26","article-title":"Lateral castout of victim cache line in data invalid state","volume-title":"Patent No. US 8,949,540","author":"Guthrie","year":"2015"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0425"},{"key":"ref28","volume-title":"CPUMF"},{"key":"ref29","volume-title":"Linux Perf"},{"key":"ref30","volume-title":"LSPR measurement methodology"},{"key":"ref31","volume-title":"LSPR MIPS performance"},{"key":"ref32","volume-title":"LSPR performance reference"},{"key":"ref33","volume-title":"RMF"},{"key":"ref34","volume-title":"RNI description"},{"key":"ref35","volume-title":"SMF"},{"key":"ref36","volume-title":"AI on Z fraud detection"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2018.2798718"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2012.12"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.3017107"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3533042"},{"key":"ref42","first-page":"175","article-title":"Large-scale application of formal verification: From fiction to fact","volume-title":"Proceedings of 10th International Conference on Formal Methods in Computer-Aided Design, FMCAD 2010, Lugano, Switzerland, October 20-23","author":"Paruthi","year":"2010"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2020.3008119"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2013.9"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2013.7478304"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2005.8"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904558"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837405"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310303"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/hpca61900.2025.00093"},{"issue":"2\/3","key":"ref51","doi-asserted-by":"crossref","first-page":"7:1","DOI":"10.1147\/JRD.2018.2798340","article-title":"Performance innovations in the IBM z14 platform","volume":"62","author":"Walters","year":"2018","journal-title":"IBM J. Res. Dev."},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2015.2428591"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2021.3115871"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2015.2446872"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2020.3008143"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904615"},{"issue":"5","key":"ref57","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","article-title":"On-chip interconnection architecture of the tile processor","volume":"27","author":"Wentzlaff","year":"2007","journal-title":"IEEE Micro"},{"key":"ref58","article-title":"Transferring and storing data in multicore and multiprocessor architectures","volume-title":"Patent No. US 8,677,081","author":"Wentzlaff","year":"2014"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3030062"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904663"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086328"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2005.53"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787314"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1147\/jrd.2018.2802069"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408623.pdf?arnumber=11408623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:36:24Z","timestamp":1772692584000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":64,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408623","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}