{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:36:46Z","timestamp":1761989806866,"version":"3.41.2"},"reference-count":46,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010882","name":"Tianjin Municipal Education Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010882","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,13]]},"DOI":"10.1109\/hpcc64274.2024.00018","type":"proceedings-article","created":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T18:33:48Z","timestamp":1753295628000},"page":"50-60","source":"Crossref","is-referenced-by-count":1,"title":["Pseudo-Cache: Extending the Access Scope of Requests with Global Perspective in GPUs"],"prefix":"10.1109","author":[{"given":"Bingchao","family":"Li","sequence":"first","affiliation":[{"name":"University of China,Civil Aviation,Tianjin,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jizeng","family":"Wei","sequence":"additional","affiliation":[{"name":"Tianjin University,Tianjin,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuchen","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of China,Civil Aviation,Tianjin,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00036"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749714"},{"volume-title":"NVIDIA CUDA C++ Programming Guide","year":"2024","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714911"},{"article-title":"The Demand for A Sound Baseline in GPU Memory Architecture Research","volume-title":"Workshop on Duplicating, Deconstructing and Debunking (WDDD)","author":"Dai","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.81"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3322127"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835937"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iiswc.2014.6983052"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref15","first-page":"260","article-title":"Mars: A MapReduce Framework on Graphics Processors","volume-title":"International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"He"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704684"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414623"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00047"},{"key":"ref19","first-page":"28","article-title":"CACTI 6.0: A Tool to Model Large Caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP laboratories"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807606"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751237"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581276"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref25","first-page":"99","article-title":"Divergence-Aware Warp Scheduling","volume-title":"IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Rogers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830813"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080239"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3001589"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.106"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00082"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783717"},{"key":"ref33","first-page":"183","article-title":"Linebacker: Preserving Victim Cache Lines in Idle Register Files of GPUs","volume-title":"IEEE\/ACM International Symposium on Computer Architecture (ISCA)","author":"Oh"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104301"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3528416.3530229"},{"key":"ref36","first-page":"377","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-chip Caches","volume-title":"International Conference on Parallel Architectures and Compilation Techniques","author":"Pekhimenko"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2976740"},{"key":"ref38","first-page":"62","article-title":"Decoupled Compressed Cache: Exploiting Spatial Locality for Energy-optimized Compressed Caching","volume-title":"IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Sardashti"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665696"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378518"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116279"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00080"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287633"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3337192"},{"key":"ref45","first-page":"411","article-title":"Adaptive Memory-Side Last-Level GPU Caching","volume-title":"IEEE\/ACM International Symposium on Computer Architecture","author":"Zhao"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00029"}],"event":{"name":"2024 IEEE International Conference on High Performance Computing and Communications (HPCC)","start":{"date-parts":[[2024,12,13]]},"location":"Wuhan, China","end":{"date-parts":[[2024,12,15]]}},"container-title":["2024 IEEE International Conference on High Performance Computing and Communications (HPCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11083115\/11083125\/11083366.pdf?arnumber=11083366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,24]],"date-time":"2025-07-24T04:51:16Z","timestamp":1753332676000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11083366\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,13]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/hpcc64274.2024.00018","relation":{},"subject":[],"published":{"date-parts":[[2024,12,13]]}}}