{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T17:05:51Z","timestamp":1754154351937,"version":"3.41.2"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T00:00:00Z","timestamp":1734048000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,13]]},"DOI":"10.1109\/hpcc64274.2024.00044","type":"proceedings-article","created":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T18:33:48Z","timestamp":1753295628000},"page":"263-268","source":"Crossref","is-referenced-by-count":0,"title":["PSqueue: an Enhanced Memory Scheduling Queue Architecture For Multi-Threaded Streaming Memory Access"],"prefix":"10.1109","author":[{"given":"Xu","family":"Han","sequence":"first","affiliation":[{"name":"University of Chinese Academy of Sciences,Institute of Computing Technology,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Weitong","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences,Institute of Computing Technology,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Yuyangheng","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences,Institute of Computing Technology,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Huandong","sequence":"additional","affiliation":[{"name":"Loongson Technology Co., Ltd.,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Computer architecture: a quantitative approach.","year":"2017","author":"Hennessy","key":"ref1"},{"key":"ref2","first-page":"6","article-title":"Introducing micron\u00ae ddr5 sdram: More than a generational update","volume":"31","author":"Schlachter","year":"2019","journal-title":"XP055844818"},{"volume-title":"Superscalar RISC Processor Design.","year":"2014","author":"Yongbing","key":"ref3"},{"journal-title":"Low Power Double Data Rate 4 (LPDDR4) Standard.","year":"2014","key":"ref4"},{"article-title":"Stream: Sustainable memory bandwidth in high performance computers","volume-title":"Technical report, University of Virginia, Charlottesville, Virginia, 1991-2007. A continually updated technical report","author":"McCalpin","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898056"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589065"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref12","article-title":"Optimization and implementation of high performance memory controller based on ddr3\/ddr4","volume-title":"Master\u2019s thesis","author":"Zhijia","year":"2018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref16","first-page":"129","article-title":"Crow: A low-cost substrate for improving dram performance, energy efficiency, and reliability","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture","author":"Hassan"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00063"},{"key":"ref18","first-page":"24","article-title":"Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era","volume-title":"Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Kaseridis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694758"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989102"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416658"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798282"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.1980.10044"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.82.0087"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-DSS-SmartCity-DependSys57074.2022.00216"}],"event":{"name":"2024 IEEE International Conference on High Performance Computing and Communications (HPCC)","start":{"date-parts":[[2024,12,13]]},"location":"Wuhan, China","end":{"date-parts":[[2024,12,15]]}},"container-title":["2024 IEEE International Conference on High Performance Computing and Communications (HPCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11083115\/11083125\/11083278.pdf?arnumber=11083278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,24]],"date-time":"2025-07-24T04:49:46Z","timestamp":1753332586000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11083278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,13]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpcc64274.2024.00044","relation":{},"subject":[],"published":{"date-parts":[[2024,12,13]]}}}