{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T05:33:51Z","timestamp":1740461631835,"version":"3.37.3"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hpcs.2010.5547067","type":"proceedings-article","created":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T18:21:20Z","timestamp":1282155680000},"page":"608-614","source":"Crossref","is-referenced-by-count":3,"title":["FPGA design security with time division multiplexed PUFs"],"prefix":"10.1109","author":[{"given":"Sezer","family":"Goren","sequence":"first","affiliation":[]},{"given":"H. Fatih","family":"Ugurdag","sequence":"additional","affiliation":[]},{"given":"Abdullah","family":"Yildiz","sequence":"additional","affiliation":[]},{"given":"Ozgur","family":"Ozkurt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Dynamic Partial Self-Reconfiguration on Spartan-III FPGAs via a Parallel Configuration Access Port (PCAP)","author":"bayar","year":"2008","journal-title":"Hipeac Workshop on Reconfigurable Computing"},{"year":"2006","journal-title":"UG208 (v1 1)","article-title":"Early Access Partial Reconfiguration User Guide For ISE8.1.01i","key":"ref11"},{"year":"0","journal-title":"an online Xilinx book","article-title":"Modular Design","key":"ref12"},{"key":"ref13","article-title":"Comparative Analysis of Delay Based PUF. Implementations on FPGA","author":"morozov","year":"2009","journal-title":"Cryptology ePrint Archive"},{"year":"2007","article-title":"Device DNA Security","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1344671.1344729"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/586110.586132","article-title":"Silicon physical unknown functions","author":"gassend","year":"2002","journal-title":"ACM Conference on Computer and Communications Security"},{"key":"ref6","first-page":"406","article-title":"A 1.6pJ\/bit 96% Stable Chip-ID Generating Circuit using Process Variations","author":"su","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/CSAC.2002.1176287"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref7","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"IEEE Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1126\/science.1074376"},{"year":"2001","author":"pappu","article-title":"Physical one-way functions","key":"ref1"},{"key":"ref9","article-title":"FPGA Intrinsic PUFs and Their Use for IP Protection","author":"guajardo","year":"2007","journal-title":"Workshop on Cryptographic Hardware and Embedded Systems (CHES)"}],"event":{"name":"Simulation (HPCS)","start":{"date-parts":[[2010,6,28]]},"location":"Caen, France","end":{"date-parts":[[2010,7,2]]}},"container-title":["2010 International Conference on High Performance Computing & Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5538704\/5547051\/05547067.pdf?arnumber=5547067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T19:51:49Z","timestamp":1740426709000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5547067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/hpcs.2010.5547067","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}