{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:53:16Z","timestamp":1773193996010,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hpcs.2010.5547126","type":"proceedings-article","created":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T14:21:20Z","timestamp":1282141280000},"page":"224-231","source":"Crossref","is-referenced-by-count":179,"title":["rCUDA: Reducing the number of GPU-based accelerators in high performance clusters"],"prefix":"10.1109","author":[{"given":"Jose","family":"Duato","sequence":"first","affiliation":[]},{"given":"Antonio J.","family":"Pena","sequence":"additional","affiliation":[]},{"given":"Federico","family":"Silla","sequence":"additional","affiliation":[]},{"given":"Rafael","family":"Mayo","sequence":"additional","affiliation":[]},{"given":"Enrique S.","family":"Quintana-Orti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1254810.1254816"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1535\/itj.1003.02","article-title":"Intel Virtualization Technology for directed I\/O","volume":"10","author":"abramson","year":"2006","journal-title":"Intel Technology Journal"},{"key":"ref12","first-page":"1","article-title":"vCUDA: GPU accelerated high performance computing in virtual machines","author":"shi","year":"2009","journal-title":"IEEE International Symposium on Parallel & Distributed Processing (IPDPS'09)"},{"key":"ref13","year":"2007","journal-title":"NVIDIA CUDA Programming Guide Version 1 1 NVIDIA"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1007\/978-3-642-14122-5_44","article-title":"An efficient implementation of GPU virtualization in high performance clusters","volume":"6043","author":"duato","year":"2010","journal-title":"Proc Euro-Par 2009 Workshops LNCS"},{"key":"ref15","article-title":"Modeling the CUDA remoting virtualization behaviour in high performance networks","author":"duato","year":"2010","journal-title":"Workshop on Language Compiler and Architecture Support for GPGPU"},{"key":"ref16","year":"2009","journal-title":"NVIDIA CUDA Programming Guide Version 2 3 NVIDIA"},{"key":"ref17","year":"2009","journal-title":"The NVIDIA CUDA Compiler Driver NVCC"},{"key":"ref18","article-title":"OpenCL 1.0 Specification","author":"munshi","year":"2009"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161143"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/945461.945462"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1141911.1141947"},{"key":"ref5","article-title":"GPU virtualization on VMware's hosted I\/O architecture","author":"dowty","year":"2008","journal-title":"First Workshop on I\/O Virtualization"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/566570.566639"},{"key":"ref7","article-title":"OPENGL PROGRAMMING GUIDE","author":"shreiner","year":"2009"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11950-7_15"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5463056"},{"key":"ref9","article-title":"Blink: Advanced display multiplexing for virtualized applications","author":"hansen","year":"2008","journal-title":"Technical Report"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref22","year":"2009","journal-title":"Tesla C1060 Computing Processor Board - Board Specification"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2003.1231472"},{"key":"ref23","year":"2009","journal-title":"MTS3600 36-port 20 and 40 Gb\/s InfiniBand Switch System"}],"event":{"name":"Simulation (HPCS)","location":"Caen, France","start":{"date-parts":[[2010,6,28]]},"end":{"date-parts":[[2010,7,2]]}},"container-title":["2010 International Conference on High Performance Computing & Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5538704\/5547051\/05547126.pdf?arnumber=5547126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:49:54Z","timestamp":1497862194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5547126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/hpcs.2010.5547126","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}