{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:53:41Z","timestamp":1756000421931},"reference-count":50,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/hpcs48598.2019.9188165","type":"proceedings-article","created":{"date-parts":[[2020,9,9]],"date-time":"2020-09-09T20:58:33Z","timestamp":1599685113000},"page":"281-289","source":"Crossref","is-referenced-by-count":2,"title":["Multi-threading Semantics for Highly Heterogeneous Systems Using Mobile Threads"],"prefix":"10.1109","author":[{"given":"Peter M.","family":"Kogge","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1177\/1094342006064504"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"journal-title":"Multithreaded programming with Pthreads","year":"1998","author":"lewis","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787329"},{"journal-title":"Overview of the next generation Cray XMT","year":"2011","author":"kopse","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3149704.3149770"},{"key":"ref37","first-page":"aai3221330","author":"murphy","year":"2006","journal-title":"Traveling Threads A New Multithreaded Execution Model"},{"journal-title":"X-caliber and exascale grand challenge research summary","year":"2011","author":"murphy","key":"ref36"},{"journal-title":"X-factors The X-caliber approach to codesign data movement and pico-joules","year":"2010","author":"murphy","key":"ref35"},{"key":"ref34","first-page":"172","article-title":"High Performance Computing Systems. Performance Modeling","author":"marjanovic","year":"2014","journal-title":"Benchmarking and Simulation chapter Performance modeling of the HPCG benchmark"},{"key":"ref28","article-title":"Exascale computing study: Technology challenges in achieving exascale systems","author":"kogge","year":"2008","journal-title":"Univ of Notre Dame Tech Rep CSE 2008-13"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2013.95"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.2172\/1490663"},{"journal-title":"Cilk An Efficient Multithreaded Runtime System","year":"1995","author":"blumofe","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1639950.1639989"},{"journal-title":"Portable Parallel Programming with the Message Passing Interface","year":"1999","author":"gropp","key":"ref20"},{"journal-title":"Intel Threading Building Blocks (Intel TBB)","year":"2015","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(84)90133-9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2004.10005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289660"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063421"},{"key":"ref25","article-title":"Tracking the effects of technology and architecture on energy through the Top 500","author":"kogge","year":"2012","journal-title":"Green 500 and Graph 500"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753322"},{"journal-title":"Parallel Programming in OpenMP","year":"2001","author":"chandra","key":"ref10"},{"journal-title":"Introducing OpenSHMEM SHMEM for the PGAS community","year":"2010","author":"chapman","key":"ref11"},{"journal-title":"Scalability of Hybrid Sparse Matrix Dense Vector (SpMV) Multiplication","year":"2018","author":"page","key":"ref40"},{"journal-title":"Cray T3D System Architecture Overview Manual","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285953"},{"journal-title":"Architecture of a message-driven processor","year":"1987","author":"dayy","key":"ref14"},{"journal-title":"Toward a new metric for ranking high performance computing systems Sandia Report SAND2013 4744","year":"2013","author":"dongarra","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IA3.2016.007"},{"journal-title":"X10 Programming for hierarchical parallelism and non-uniform data access (extended abstract)","year":"2015","author":"ebcioglu","key":"ref17"},{"journal-title":"UPC Distributed Shared-Memory Programming","year":"2003","author":"el-ghazawi","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183349"},{"key":"ref4","article-title":"GASNet Specification, v1.1. Technical report","author":"bonachea","year":"2002","journal-title":"University Of California Berkeley"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054946"},{"journal-title":"PIM-Lite On the Road Towards Relentless Multi-threading in Massively Parallel Systems","year":"2003","author":"brockman","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HIPS.2004.1299190"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749728"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/641865.641867"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1177\/1094342007078442"},{"journal-title":"Compiler and Runtime Techniques for Software Transactional Memory in Partitioned Global Address Space Languages and Runtime Libraries","year":"201","author":"sridharan","key":"ref46"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SC.1998.10049"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057678"},{"key":"ref47","article-title":"Design of a Computer: The Control Data 6600","author":"thornton","year":"1970","journal-title":"Scott Foresman & Co"},{"journal-title":"The UHPC X-Caliber project architecture design space and codesign","year":"2010","author":"rodrigues","key":"ref42"},{"journal-title":"Hybrid memory cube a re-architected DRAM subsystems","year":"2011","author":"pawlowski","key":"ref41"},{"journal-title":"Tapir Embedding fork-join parallelism into LLVM’s intermediate representation","year":"2017","author":"schardl","key":"ref44"},{"journal-title":"A Brief Introduction To X10 (For the High Performance Programmer)","year":"2008","author":"saraswat","key":"ref43"}],"event":{"name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2019,7,15]]},"location":"Dublin, Ireland","end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9183768\/9188050\/09188165.pdf?arnumber=9188165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:49:05Z","timestamp":1658094545000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9188165\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/hpcs48598.2019.9188165","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}