{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:47:49Z","timestamp":1729619269758,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/hpcs48598.2019.9188201","type":"proceedings-article","created":{"date-parts":[[2020,9,9]],"date-time":"2020-09-09T16:58:33Z","timestamp":1599670713000},"page":"643-649","source":"Crossref","is-referenced-by-count":3,"title":["New CAD Tools to ConFigure Tree-Based Embedded FPGA"],"prefix":"10.1109","author":[{"given":"H.","family":"Saidi","sequence":"first","affiliation":[]},{"given":"M.","family":"Turki","sequence":"additional","affiliation":[]},{"given":"Z.","family":"Marrakchi","sequence":"additional","affiliation":[]},{"given":"M. S.","family":"Ben Saleh","sequence":"additional","affiliation":[]},{"given":"M.","family":"Abid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"eFPGAs: Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies","author":"ahmed","year":"2011","journal-title":"Universite? de Montpellier Sciences et Techniques du Languedoc"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.135"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.40"},{"key":"ref13","first-page":"130","article-title":"VTR 7.0: Next Generation Architecture and CAD System for FPGAs","volume":"7","author":"jason","year":"2014","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref15","article-title":"Exploration and optimisation d’architectures FPGA arborescentes","author":"marrakchi","year":"2008","journal-title":"Paris 6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515739"},{"year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An Academic Industrial-Strength Verification Tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.21553\/rev-jec.147"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861346"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843061"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICITSI.2014.7048269"},{"key":"ref8","first-page":"10","volume":"46","author":"chtourou","year":"2016","journal-title":"Exploration and optimization of a homogeneous Mesh of Clusters-based FPGA architectures"},{"key":"ref7","article-title":"Exploration and optimization of tree-based FPGA architectures","author":"marrakchi","year":"2008","journal-title":"Universit_ e Pierre et Marie Curie - Paris VI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2139\/ssrn.2391872"},{"key":"ref1","first-page":"7","article-title":"Wireless Sensor Networks Sensor Node Architecture and Design Challenges","author":"hawi","year":"2014","journal-title":"Int J Adv Res Comput Sci"},{"journal-title":"Hall - 33-3 Secure ASIC Architecture for Optimized Utili pdf","year":"0","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1145\/309847.309954","article-title":"Multilevel K-way Hypergraph Partitioning","author":"karypis","year":"1999","journal-title":"Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference"},{"key":"ref21","first-page":"165","article-title":"Hierarchical FPGA clustering to improve routability","volume":"1","author":"marrakchi","year":"2005","journal-title":"Research in Microelectronics and Electronics 2005 PhD"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19475-7_23"}],"event":{"name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2019,7,15]]},"location":"Dublin, Ireland","end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9183768\/9188050\/09188201.pdf?arnumber=9188201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T23:02:59Z","timestamp":1696633379000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9188201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/hpcs48598.2019.9188201","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}