{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T02:27:37Z","timestamp":1774751257136,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/hpcs48598.2019.9188238","type":"proceedings-article","created":{"date-parts":[[2020,9,9]],"date-time":"2020-09-09T20:58:33Z","timestamp":1599685113000},"page":"159-164","source":"Crossref","is-referenced-by-count":13,"title":["A Performance Analysis of Vector Length Agnostic Code"],"prefix":"10.1109","author":[{"given":"Angela","family":"Pohl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mirko","family":"Greese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biagio","family":"Cosenza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2019","journal-title":"gem5 SVE Branch"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.68"},{"key":"ref12","year":"2019","journal-title":"TSVC Benchmark Sources"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3207719.3207721"},{"key":"ref4","article-title":"Fujitsu high performance CPU for the Post-K Computer","volume":"18","author":"yoshida","year":"2018","journal-title":"Hot Chips 30 Symposium (HCS) Series Hot Chips"},{"key":"ref3","year":"2019","journal-title":"RISC-V Vector Extension Proposal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.93"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3075564.3095086"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243192"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2018.00079"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953289"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","location":"Dublin, Ireland","start":{"date-parts":[[2019,7,15]]},"end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9183768\/9188050\/09188238.pdf?arnumber=9188238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:46:49Z","timestamp":1658094409000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9188238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hpcs48598.2019.9188238","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}