{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:12:19Z","timestamp":1770754339103,"version":"3.50.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/hpcs48598.2019.9188239","type":"proceedings-article","created":{"date-parts":[[2020,9,9]],"date-time":"2020-09-09T20:58:33Z","timestamp":1599685113000},"page":"399-406","source":"Crossref","is-referenced-by-count":39,"title":["Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance"],"prefix":"10.1109","author":[{"given":"Robert","family":"Schone","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Ilsche","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Bielert","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Gocht","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Hackenberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2018","journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310170"},{"key":"ref12","year":"2017","journal-title":"Intel Xeon Processor Scalable Family Technical Overview"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-013-0240-x"},{"key":"ref15","year":"2018","journal-title":"Advanced Configuration and Power Interface Specification Revision"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00114"},{"key":"ref17","year":"0","journal-title":"Energy efficient servers blueprints for data center optimization"},{"key":"ref18","article-title":"In- troducing FIRESTARTER: A processor stress test utility","author":"hackenberg","year":"2013","journal-title":"In- ternational Green Computing Conference (IGCC)"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1109\/CLUSTER.2017.116","article-title":"lo2s - Multi-core System and Application Performance Analysis for Linux","author":"ilsche","year":"2017","journal-title":"IEEE International Conference on Cluster Computing (CLUSTER)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.116"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/E2SC.2016.015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.84"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757361"},{"key":"ref7","article-title":"The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers","author":"fog","year":"2018","journal-title":"online Technical University of Denmark"},{"key":"ref2","year":"2016","journal-title":"Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 3A 3B and 3C System Programming Guide"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.70"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062934"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31476-6_7"},{"key":"ref21","article-title":"Wake-up Latencies for Processor Idle States on Current x86 Processors","author":"sch\u00f6ne","year":"2014","journal-title":"Computer Science - Research and Development"}],"event":{"name":"2019 International Conference on High Performance Computing & Simulation (HPCS)","location":"Dublin, Ireland","start":{"date-parts":[[2019,7,15]]},"end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9183768\/9188050\/09188239.pdf?arnumber=9188239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:50:27Z","timestamp":1658094627000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9188239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hpcs48598.2019.9188239","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}