{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:36:47Z","timestamp":1725431807856},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/hpcsim.2011.5999844","type":"proceedings-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:18:55Z","timestamp":1314803935000},"page":"343-349","source":"Crossref","is-referenced-by-count":2,"title":["CPU-aware, process-level redundancy to tolerate faults in multi-core"],"prefix":"10.1109","author":[{"given":"Hananeh","family":"Aliee","sequence":"first","affiliation":[]},{"given":"Hamid R.","family":"Zarandi","sequence":"additional","affiliation":[]},{"given":"Alireza","family":"Tajary","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"OpenSPARC: An open platform for hardware reliability experimentation","author":"parulkar","year":"2008","journal-title":"The Proceedings of the Fourth Workshop on Silicon Errors in Logic-system Effects (SELSE)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2007.22"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854289"},{"key":"11","first-page":"122","article-title":"MSWAT: Low-cost hardware fault detection and diagnosis for multicore systems","author":"kumar","year":"2009","journal-title":"The Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO '09)"},{"key":"12","first-page":"135","article-title":"PLR: A software approach to transient fault tolerance for multi-core architectures","author":"shye","year":"2008","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.213"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508265"},{"key":"7","first-page":"101","article-title":"StageWeb: Interleaving pipeline stages into wearout and variation tolerant CMP fabric","author":"gupta","year":"2010","journal-title":"The Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA'10)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003567"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160902"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2010.5491011"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454124"}],"event":{"name":"Simulation (HPCS)","start":{"date-parts":[[2011,7,4]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2011,7,8]]}},"container-title":["2011 International Conference on High Performance Computing & Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5979720\/5999789\/05999844.pdf?arnumber=5999844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:15:30Z","timestamp":1490076930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5999844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2011.5999844","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}