{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:00:13Z","timestamp":1729630813925,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/hpcsim.2011.5999874","type":"proceedings-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:18:55Z","timestamp":1314803935000},"page":"554-560","source":"Crossref","is-referenced-by-count":5,"title":["Creating HW\/SW co-designed MPSoPC's from high level programming models"],"prefix":"10.1109","author":[{"given":"Eugene","family":"Cartwright","sequence":"first","affiliation":[]},{"given":"Sen","family":"Ma","sequence":"additional","affiliation":[]},{"given":"David","family":"Andrews","sequence":"additional","affiliation":[]},{"given":"Miaoqing","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119925"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.27"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1996.557849"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047743"},{"key":"11","article-title":"RunTime services for hybrid CPU\/FPGA systems on chip","author":"agron","year":"2006","journal-title":"Proc IEEE Int Real-Time Systems Symp (RTSS)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912106"},{"key":"3","article-title":"EMIPS, A dynamically extensible processor","author":"pittman","year":"2006","journal-title":"Microsoft Research Tech Rep MSR-TR-2006-143"},{"journal-title":"Fpga Design Productivity Exiting Limitations Root Causes and Solutions","year":"0","author":"nelson","key":"2"},{"journal-title":"FPL 2007 Xilinx Keynote Talk - Redefining the FPGA","year":"0","author":"trimberger","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2005.1612697"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250753"},{"journal-title":"OpenCL - the Open Standard for Parallel Programming of Heterogeneous Systems","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450107"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.17"},{"key":"8","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1147\/sj.451.0059","article-title":"Using advanced compiler technology to exploit the performance of the cell broadband engine? architecture","volume":"45","author":"eichenberger","year":"2006","journal-title":"IBM Systems Journal"}],"event":{"name":"Simulation (HPCS)","start":{"date-parts":[[2011,7,4]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2011,7,8]]}},"container-title":["2011 International Conference on High Performance Computing & Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5979720\/5999789\/05999874.pdf?arnumber=5999874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T01:27:40Z","timestamp":1497922060000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5999874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2011.5999874","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}