{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T12:17:36Z","timestamp":1765887456843},"reference-count":2,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/hpcsim.2012.6266938","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T14:48:48Z","timestamp":1345646928000},"page":"365-366","source":"Crossref","is-referenced-by-count":45,"title":["The Intel® Many Integrated Core Architecture"],"prefix":"10.1109","author":[{"given":"Alejandro","family":"Duran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Klemm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"The OpenMP Specification V3 1","year":"0","key":"2"},{"journal-title":"Introducing Intel Many Integrated Core Architecture","year":"2011","key":"1"}],"event":{"name":"2012 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2012,7,2]]},"location":"Madrid, Spain","end":{"date-parts":[[2012,7,6]]}},"container-title":["2012 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6260982\/6266874\/06266938.pdf?arnumber=6266938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T02:06:24Z","timestamp":1490148384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6266938\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2012.6266938","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}