{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:02:54Z","timestamp":1729634574812,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/hpcsim.2012.6266972","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T14:48:48Z","timestamp":1345646928000},"page":"551-558","source":"Crossref","is-referenced-by-count":0,"title":["On the effectiveness of register moves to minimise post-pass unrolling in software pipelined loops"],"prefix":"10.1109","author":[{"given":"Mounira","family":"Bachir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Albert","family":"Cohen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sid-Ahmed-Ali","family":"Touati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/143103.143141"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1142\/S012962640400188X"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176242"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0038667"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/960116.54022"},{"key":"12","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1007\/BFb0026433","article-title":"A new fast algorithm for optimal register allocation in modulo scheduled loops","author":"lelait","year":"1998","journal-title":"Proceedings of the 7th International Conference on Compiler Construction"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/73141.74843"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375677"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13374-9_19"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2005","author":"young","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1137\/0601025"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68185"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-2217(01)00058-3"},{"key":"4","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/989393.989403","article-title":"Register allocation and spilling via graph coloring","volume":"39","author":"chaitin","year":"2004","journal-title":"SIGPLAN Not"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/173262.155115"},{"key":"8","first-page":"176","article-title":"A register allocation framework based on hierarchical cyclic interval graphs","author":"laurie","year":"1992","journal-title":"CC '92 Proceedings of the 4th International Conference on Compiler Construction"}],"event":{"name":"2012 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2012,7,2]]},"location":"Madrid, Spain","end":{"date-parts":[[2012,7,6]]}},"container-title":["2012 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6260982\/6266874\/06266972.pdf?arnumber=6266972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,3]],"date-time":"2019-07-03T01:45:29Z","timestamp":1562118329000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6266972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2012.6266972","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}