{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:26:19Z","timestamp":1725420379040},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/hpcsim.2013.6641417","type":"proceedings-article","created":{"date-parts":[[2013,10,29]],"date-time":"2013-10-29T23:23:43Z","timestamp":1383089023000},"page":"217-223","source":"Crossref","is-referenced-by-count":3,"title":["GSNoC — The comprehensive design platform for 3-dimensional Networks-on-Chip based many core embedded systems"],"prefix":"10.1109","author":[{"given":"Haoyuan","family":"Ying","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Hollstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2010","author":"samman","journal-title":"Microarchitecture and Implementation of Networks-on-Chip with a Flexible Concept for Communication Media Sharing","key":"13"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/HPCSim.2012.6266922"},{"key":"11","article-title":"A simulation framework for 3-dimension networks-on-chip with different vertical channel density configurations","author":"ying","year":"2012","journal-title":"IEEE Design and Diagnostic of Electronic Circuits and Systems (DDECS)"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/HPCSim.2012.6266923"},{"year":"2009","author":"motoyoshi","journal-title":"Through-Silicon Via (TSV","key":"3"},{"year":"2008","author":"philip","journal-title":"Handbook of 3D Integration Technology and Applications of 3D Integrated Circuits","key":"2"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976921"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.7873\/DATE.2013.357"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/HSC.1998.666245"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ReCoSoC.2011.5981498"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/2024716.2024718"},{"year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)","key":"4"},{"key":"9","article-title":"A genetic algorithm based optimization method for low vertical link density 3-dimensional networks-on-chip many core systems","author":"ying","year":"2012","journal-title":"IEEE Norchip"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ReCoSoC.2012.6322897"}],"event":{"name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2013,7,1]]},"location":"Helsinki, Finland","end":{"date-parts":[[2013,7,5]]}},"container-title":["2013 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6619547\/6641375\/06641417.pdf?arnumber=6641417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:02:59Z","timestamp":1490227379000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6641417\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2013.6641417","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}