{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T10:38:02Z","timestamp":1772620682922,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/hpcsim.2013.6641443","type":"proceedings-article","created":{"date-parts":[[2013,10,29]],"date-time":"2013-10-29T19:23:43Z","timestamp":1383074623000},"page":"374-381","source":"Crossref","is-referenced-by-count":2,"title":["Reducing wasteful recurrence of aborts and stalls in hardware transactional memory"],"prefix":"10.1109","author":[{"given":"Koshiro","family":"Hashimoto","sequence":"first","affiliation":[]},{"given":"Masamichi","family":"Eto","sequence":"additional","affiliation":[]},{"given":"Shoichiro","family":"Horiba","sequence":"additional","affiliation":[]},{"given":"Tomoaki","family":"Tsumura","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Matsuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"10","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2012.76"},{"key":"5","article-title":"A comprehensive study of conflict resolution policies in hardware transactional memory","author":"akpinar","year":"2011","journal-title":"Proc 6th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT'11)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749718"},{"key":"9","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"11","article-title":"STAMP: Stanford transactional applications for multi-processing","author":"minh","year":"2008","journal-title":"Proc IEEE Int'l Symp On Workload Characterization (IISWC'08)"},{"key":"12","first-page":"7","article-title":"Variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"Proc IEEE Int l Symp High-Performance Computer Architecture (HPCA)"}],"event":{"name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","location":"Helsinki, Finland","start":{"date-parts":[[2013,7,1]]},"end":{"date-parts":[[2013,7,5]]}},"container-title":["2013 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6619547\/6641375\/06641443.pdf?arnumber=6641443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,5]],"date-time":"2023-07-05T15:20:26Z","timestamp":1688570426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6641443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2013.6641443","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}