{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:49:33Z","timestamp":1729648173383,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/hpcsim.2013.6641465","type":"proceedings-article","created":{"date-parts":[[2013,10,29]],"date-time":"2013-10-29T23:23:43Z","timestamp":1383089023000},"page":"535-544","source":"Crossref","is-referenced-by-count":7,"title":["Evaluating architecture and compiler design through static loop analysis"],"prefix":"10.1109","author":[{"given":"Yuriy","family":"Kashnikov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pablo","family":"de Oliveira Castro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Oseret","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Jalby","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"412","DOI":"10.1145\/1273440.1250713","article-title":"Analysis of redundancy and application balance in the spec cpu2006 benchmark suite","volume":"35","author":"phansalkar","year":"2007","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1005686.1005691"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400115"},{"key":"16","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/ISPASS.2010.5452076","article-title":"Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads","author":"ganesan","year":"2010","journal-title":"Performance Analysis of Systems &software (ISPASS) 2010 IEEE International Symposium On IEEE"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.300"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764669"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.68"},{"key":"12","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1007\/3-540-46423-9_2","article-title":"Optimizing Java bytecode using the Soot framework: Is it feasible?","author":"vallee-rai","year":"2000","journal-title":"Compiler Construction 9th International Conference (CC 2000)"},{"journal-title":"The Microarchitecture of Intel AMD and VIA CPUs An Optimization Guide for Assembly Programmers and Compiler Makers","year":"2012","author":"fog","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13374-9_8"},{"key":"1","article-title":"Maqao: Modular assembler quality analyzer and optimizer for itanium 2","author":"djoudi","year":"2005","journal-title":"Workshop on EPIC Architectures and Compiler Technology"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.crme.2010.11.007"},{"key":"7","article-title":"QMC=Chem: A quantum monte carlo program for large-scale simulations in chemistry at the petascale level and beyond","author":"scemama","year":"2012","journal-title":"Proceedings of the VECPAR 2012 10th International Meeting High Performance Computing for Computational Science"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1111\/j.1365-2966.2005.09655.x"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1988.44642"},{"journal-title":"Instruction Tables Lists of Instruction Latencies Throughputs and Micro-operation Breakdowns for Intel","year":"2012","author":"fog","key":"4"},{"key":"9","first-page":"451","volume":"69","author":"komatitsch","year":"2009","journal-title":"Porting A High-order Finite-element Earthquake Modeling Application to NVIDIA Graphics Cards Using CUDA"},{"journal-title":"Parma Parallel Programming for Multi-core Architectures -ITEA2 Project (06015)","year":"0","key":"8"}],"event":{"name":"2013 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2013,7,1]]},"location":"Helsinki, Finland","end":{"date-parts":[[2013,7,5]]}},"container-title":["2013 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6619547\/6641375\/06641465.pdf?arnumber=6641465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:09:22Z","timestamp":1602688162000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6641465"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2013.6641465","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}