{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:25:56Z","timestamp":1725618356217},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/hpcsim.2014.6903668","type":"proceedings-article","created":{"date-parts":[[2014,9,29]],"date-time":"2014-09-29T21:29:42Z","timestamp":1412026182000},"page":"47-54","source":"Crossref","is-referenced-by-count":7,"title":["Evaluation of vectorization potential of Graph500 on Intel's Xeon Phi"],"prefix":"10.1109","author":[{"given":"Milan","family":"Stanic","sequence":"first","affiliation":[]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[]},{"given":"Ivan","family":"Ratkovic","sequence":"additional","affiliation":[]},{"given":"Milovan","family":"Duric","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.204"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"1","article-title":"Introducing the graph 500","author":"murphy","year":"2010","journal-title":"Cray User Group"},{"journal-title":"Intel Xeon Phi TM Coprocessor Instruction Set Architecture Reference Manual","year":"2012","key":"7"},{"key":"6","article-title":"Direction-optimizing breadthfirst search","author":"beamer","year":"0","journal-title":"Proceedings of the International Conference on High Performance Computing Networking Storage and Analysis (SC '12)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.14"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.46"},{"key":"9","article-title":"Papi: A portable interface to hardware performance counters","author":"browne","year":"1999","journal-title":"Proc of Department of Defense HPCMP Users Group Conf"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2006","author":"hennessy","key":"8"}],"event":{"name":"2014 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2014,7,21]]},"location":"Bologna, Italy","end":{"date-parts":[[2014,7,25]]}},"container-title":["2014 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6895221\/6903651\/06903668.pdf?arnumber=6903668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:22:40Z","timestamp":1602688960000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6903668"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2014.6903668","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}