{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:39:32Z","timestamp":1729633172908,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/hpcsim.2014.6903669","type":"proceedings-article","created":{"date-parts":[[2014,9,29]],"date-time":"2014-09-29T21:29:42Z","timestamp":1412026182000},"page":"55-64","source":"Crossref","is-referenced-by-count":4,"title":["Run-time mechanisms for fine-grained parallelism on network processors: The TILEPro64 experience"],"prefix":"10.1109","author":[{"given":"Daniele","family":"Buono","sequence":"first","affiliation":[]},{"given":"Gabriele","family":"Mencagli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JVA.2006.19"},{"journal-title":"UGIOI-tile Processor User Architecture Manual","year":"2011","author":"corporation","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"3","first-page":"390","article-title":"A comparison of parallel programming models of network processors","volume":"41","author":"albrecht","year":"2004","journal-title":"ARCS Workshops Ser LNI"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"journal-title":"'The Fastflow (Ff) Parallel Programming Framework","year":"2014","key":"1"},{"key":"10","first-page":"78","article-title":"A lock-free, cacheefficient shared ring buffer for multi-core architectures","author":"lee","year":"2009","journal-title":"Proceedings of Ihe 51h ACMII EEE Symposium on ArchileclUres for NelWorking and Communicalions Syslems Ser ANCS ' 09"},{"key":"7","first-page":"302","article-title":"Cache-aware lock-free queues for multiple producers\/consumers and weak memory consistency","author":"gidenstam","year":"2010","journal-title":"Proceedings of Ihe 14th Inlernalional co'!ference on Principles of Dislribuled Syslems Ser Opoms' LO"},{"key":"6","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1145\/1345206.1345215","article-title":"Fastforward for efficient pipeline parallelism: A cache-optimized concurrent lock-free queue","author":"giacomoni","year":"2008","journal-title":"Proceedings of Ihe 13lh ACM SIGPLAN Symposium on Principles and Praclice of Parallel Programming Ser PPoPP ' 08"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2013.27"},{"key":"4","first-page":"662","article-title":"An efficient unbounded lock-free queue for multi-core systems","author":"aldinucci","year":"2012","journal-title":"Proceedings of Ihe 181h Inlernalional Conference on Parallel Processing Ser Euro-Par ' 12"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1002\/spe.1026"},{"journal-title":"NelWork Processors ArchileClltre Programming and Implemenlalion","year":"2007","author":"giladi","key":"8"}],"event":{"name":"2014 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2014,7,21]]},"location":"Bologna, Italy","end":{"date-parts":[[2014,7,25]]}},"container-title":["2014 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6895221\/6903651\/06903669.pdf?arnumber=6903669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T22:05:42Z","timestamp":1689545142000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6903669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2014.6903669","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}