{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T11:32:44Z","timestamp":1757590364150},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/hpcsim.2014.6903729","type":"proceedings-article","created":{"date-parts":[[2014,9,29]],"date-time":"2014-09-29T17:29:42Z","timestamp":1412011782000},"page":"516-522","source":"Crossref","is-referenced-by-count":6,"title":["Dynamic quadrant partitioning adaptive routing algorithm for irregular reduced vertical link density topology 3-Dimensional Network-on-Chips"],"prefix":"10.1109","author":[{"given":"Haoyuan","family":"Ying","sequence":"first","affiliation":[]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Hollstein","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.239"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.03.005"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.29"},{"journal-title":"Interconnection Networks-An Engineering Approach","year":"2003","author":"duato","key":"11"},{"key":"12","article-title":"GSNoC-The Comprehensive Design Platform for 3-Dimensional Networks-on-Chip based Many Core Embedded Systems","author":"ying","year":"2013","journal-title":"Proc High Performance Computing and Simulation"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"journal-title":"Handbook of 3D Integration Technology and Applications of 3D Integrated Circuits","year":"2008","author":"philip","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"journal-title":"Microarchitecture and Implementation of Networks-on-Chip with a Flexible Concept for Communication Media Sharing","year":"2010","author":"samman","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085086"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6378999"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.104"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2081953"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999958"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783639"}],"event":{"name":"2014 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2014,7,21]]},"location":"Bologna, Italy","end":{"date-parts":[[2014,7,25]]}},"container-title":["2014 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6895221\/6903651\/06903729.pdf?arnumber=6903729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T14:15:01Z","timestamp":1490278501000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6903729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2014.6903729","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}