{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:21:27Z","timestamp":1725618087908},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/hpcsim.2015.7237079","type":"proceedings-article","created":{"date-parts":[[2015,9,3]],"date-time":"2015-09-03T17:45:56Z","timestamp":1441302356000},"page":"476-483","source":"Crossref","is-referenced-by-count":1,"title":["The Batched DOACROSS loop parallelization algorithm"],"prefix":"10.1109","author":[{"given":"Divino Cesar S.","family":"Lucas","sequence":"first","affiliation":[]},{"given":"Guido","family":"Araujo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772973"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764669"},{"journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2013","key":"ref12"},{"journal-title":"Optimizing Compilers for Modern Architectures A Dependence-Based Approach","year":"2002","author":"kennedy","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1882486.1882508"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356074"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400113"},{"key":"ref18","article-title":"Support for high-frequency streaming in cmps","author":"rangan","year":"2006","journal-title":"MICRO ‘39"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342552"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSYM.2010.5685364"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.010"},{"key":"ref5","article-title":"Doacross: Beyond vectorization for multiprocessors","author":"cytron","year":"1986","journal-title":"ICPP"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref7","article-title":"Fastforward for efficient pipeline parallelism: a cache-optimized concurrent lock-free queue","author":"giacomoni","year":"2008","journal-title":"PPoPP ‘13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522302"},{"journal-title":"Cortex-A9 MPCore Technical Reference Manual","article-title":"ARM","year":"2012","key":"ref1"},{"key":"ref9","article-title":"Automatically exploiting cross-invocation parallelism using runtime information","author":"huang","year":"2013","journal-title":"CGO ‘12"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_23"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336199"}],"event":{"name":"2015 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2015,7,20]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2015,7,24]]}},"container-title":["2015 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7214433\/7237005\/07237079.pdf?arnumber=7237079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:21:02Z","timestamp":1490404862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7237079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2015.7237079","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}