{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:09:52Z","timestamp":1725800992457},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/hpcsim.2016.7568325","type":"proceedings-article","created":{"date-parts":[[2016,9,15]],"date-time":"2016-09-15T20:53:29Z","timestamp":1473972809000},"page":"125-129","source":"Crossref","is-referenced-by-count":4,"title":["A wide-range clock signal generation scheme for speed grading of a logic core"],"prefix":"10.1109","author":[{"given":"Shi-Yu","family":"Huang","sequence":"first","affiliation":[]},{"given":"Tzu-Heng","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Kun-Han","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2248070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342398"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"ref13","article-title":"Easily implement PLL Clock Switching for At-Speed Test","author":"press","year":"2006","journal-title":"Chip Design Magazine"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1109\/ATS.2007.61","article-title":"An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing","author":"fan","year":"2007","journal-title":"Proc Asian Test Symp"},{"key":"ref15","first-page":"503","article-title":"Tessent On-Chip Clock Controller” in “Tessent Scan and ATPG User's Manual version","year":"2016","journal-title":"Mentor Graphics"},{"journal-title":"Chip Implementation Center CIC","article-title":"CIC Reference Flow for Cell-based IC Design","year":"2008","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.38"},{"key":"ref3","first-page":"1","article-title":"Failing Frequency Signature Analysis","author":"lee","year":"2008","journal-title":"Proc Int'l Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187223"},{"key":"ref5","article-title":"Hot Topic On-Chip Clocking - Industrial Trends","author":"chandra","year":"2013","journal-title":"Proc of VLSI Test Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DBT.2004.1408962"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428017"},{"key":"ref2","first-page":"105","article-title":"Experiments in Detecting Delay Faults using Multiple Higher Frequency Clocks and Result from Neighboring die","author":"yan","year":"2003","journal-title":"Proc Int'l Test Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232252"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583982"}],"event":{"name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2016,7,18]]},"location":"Innsbruck, Austria","end":{"date-parts":[[2016,7,22]]}},"container-title":["2016 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7562293\/7568299\/07568325.pdf?arnumber=7568325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T15:41:12Z","timestamp":1657294872000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7568325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2016.7568325","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}