{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:01:24Z","timestamp":1725476484489},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/hpcsim.2016.7568359","type":"proceedings-article","created":{"date-parts":[[2016,9,15]],"date-time":"2016-09-15T16:53:29Z","timestamp":1473958409000},"page":"372-379","source":"Crossref","is-referenced-by-count":0,"title":["Easy and expressive LLC contention model"],"prefix":"10.1109","author":[{"given":"Rakhi","family":"Hemani","sequence":"first","affiliation":[]},{"given":"Subhasis","family":"Banerjee","sequence":"additional","affiliation":[]},{"given":"Apala","family":"Guha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844475"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"article-title":"Intel ivy bridge cache replacement policy","year":"0","author":"wong","key":"ref12"},{"article-title":"A cache model for modern processors","year":"2015","author":"nathan","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370861"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2465529.2465756"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1140103.1140304"},{"key":"ref4","first-page":"201","article-title":"An empirical model for predicting cross-core performance interference on multicore processors","author":"zhao","year":"2013","journal-title":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.105"},{"key":"ref5","first-page":"76","article-title":"Cache contention and application performance prediction for multi-core systems","author":"xu","year":"2010","journal-title":"Performance Analysis of Systems Software (ISPASS) 2010 IEEE International Symposium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.15"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2038037.1941567"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.141"}],"event":{"name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2016,7,18]]},"location":"Innsbruck, Austria","end":{"date-parts":[[2016,7,22]]}},"container-title":["2016 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7562293\/7568299\/07568359.pdf?arnumber=7568359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,5]],"date-time":"2016-10-05T07:52:27Z","timestamp":1475653947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7568359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2016.7568359","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}