{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:29:59Z","timestamp":1729657799320,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/hpcsim.2016.7568399","type":"proceedings-article","created":{"date-parts":[[2016,9,15]],"date-time":"2016-09-15T16:53:29Z","timestamp":1473958409000},"page":"667-674","source":"Crossref","is-referenced-by-count":2,"title":["On the effectiveness of OpenMP teams for cluster-based many-core accelerators"],"prefix":"10.1109","author":[{"given":"Alessandro","family":"Capotondi","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11454-5_16"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555254"},{"year":"0","key":"ref30","article-title":"ROSE Compiler Infrastructure"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243834"},{"journal-title":"The OpenCL Specification","year":"2014","key":"ref11"},{"year":"0","key":"ref12","article-title":"The OpenACC Application Programming Interface"},{"journal-title":"OpenMP 4 0 Application Program Interface","year":"2013","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2015.2449994"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-010-0135-4"},{"key":"ref16","article-title":"HMPP: A hybrid multi-core parallel programming environment","author":"dolbeau","year":"2007","journal-title":"Workshop on General Purpose Processing on Graphics Processing Units (GPGPU 2007)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1504\/IJCSE.2013.052110"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_86"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2020373.2020375"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2014.10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.214"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40047-6_56"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629339"},{"journal-title":"Nvidia Tegra Xl - NVIDIA'S New Mobile Superchip","year":"2014","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40698-0_7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.308"},{"journal-title":"PEZY-SC Many Core Processor","year":"2014","key":"ref8"},{"article-title":"Kalray MPPA Manycore 256","year":"0","author":"kalray","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2015.7237025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"journal-title":"Embedding HPC A rocket in your pocket","year":"0","author":"decher","key":"ref1"},{"year":"0","key":"ref20","article-title":"Epiphany III 16-core Chip Product"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1109\/TPAMI.2008.275","article-title":"Faster and better: a machine learning approach to corner detection","volume":"32","author":"rosten","year":"2010","journal-title":"IEEE Transactions on Pattern Analysis and Machine Intelligence"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2012.23"},{"year":"0","key":"ref24","article-title":"KeyStone II System-on-Chip 66AK2Hx"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176441"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40698-0_9"},{"key":"ref25","article-title":"Knights Corner, Intel's first many integrated core (MIC) architecture product","author":"george","year":"2012","journal-title":"Hot Chips"}],"event":{"name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2016,7,18]]},"location":"Innsbruck, Austria","end":{"date-parts":[[2016,7,22]]}},"container-title":["2016 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7562293\/7568299\/07568399.pdf?arnumber=7568399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T18:53:35Z","timestamp":1498330415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7568399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2016.7568399","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}