{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:24:40Z","timestamp":1725413080836},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/hpcsim.2016.7568410","type":"proceedings-article","created":{"date-parts":[[2016,9,15]],"date-time":"2016-09-15T16:53:29Z","timestamp":1473958409000},"page":"751-758","source":"Crossref","is-referenced-by-count":0,"title":["Tuning pipelined scientific data analyses for efficient multicore execution"],"prefix":"10.1109","author":[{"given":"Andre","family":"Pereira","sequence":"first","affiliation":[]},{"given":"Antonio","family":"Onofre","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Proenca","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84800-070-4"},{"article-title":"Hamiltonian Path","year":"0","author":"weisstein","key":"ref3"},{"journal-title":"Intel Technical Report","article-title":"Intel VTune Amplifier XE 2016 and Intel VTune Amplifier 2016 for Systems Help","year":"2016","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.13"},{"year":"0","key":"ref5","article-title":"Threading Building Blocks (Intel TBB) flow graphs"},{"journal-title":"Intel Corporation Tech Rep","article-title":"Intel xeon processor e5 v2 family: Datasheet","year":"2013","key":"ref8"},{"key":"ref7","article-title":"Openmp Application Program Interface","author":"board","year":"2013","journal-title":"OpenMP Architecture Review Board Tech Rep"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/3\/08\/S08003"},{"journal-title":"Computer Systems A Programmer's Perspective","year":"2003","author":"bryant","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CSCI.2015.42"}],"event":{"name":"2016 International Conference on High Performance Computing & Simulation (HPCS)","start":{"date-parts":[[2016,7,18]]},"location":"Innsbruck, Austria","end":{"date-parts":[[2016,7,22]]}},"container-title":["2016 International Conference on High Performance Computing & Simulation (HPCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7562293\/7568299\/07568410.pdf?arnumber=7568410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:53:06Z","timestamp":1476226386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7568410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hpcsim.2016.7568410","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}