{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:49Z","timestamp":1783036249843,"version":"3.54.6"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/hpec.2013.6670336","type":"proceedings-article","created":{"date-parts":[[2013,12,3]],"date-time":"2013-12-03T21:58:31Z","timestamp":1386107911000},"page":"1-6","source":"Crossref","is-referenced-by-count":71,"title":["Accelerating sparse matrix-matrix multiplication with 3D-stacked logic-in-memory hardware"],"prefix":"10.1109","author":[{"given":"Qiuling","family":"Zhu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tobias","family":"Graf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H. Ekin","family":"Sumbul","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Franz","family":"Franchetti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681425"},{"key":"18","first-page":"3318","article-title":"A low-power monolithically stacked 3d-tcam","author":"lin","year":"2008","journal-title":"ISCAS"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303000"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"13","first-page":"111","article-title":"8 gb 3-d ddr3 dram using through-siliconvia technology","author":"kang","year":"2009","journal-title":"JSSC"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719918"},{"key":"11","first-page":"39","article-title":"Using pin as a memory reference generator for multiprocessor simulation","author":"fischer","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2001.936948"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/12.895938"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"22","article-title":"Design of embedded memory and logic based on pattern constructs","author":"morris","year":"2011","journal-title":"Symp VLSI Technology"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30474-6_20"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304603"},{"key":"26","first-page":"1","article-title":"Heterogeneous die stacking of sram row cache and 3d dram: An empirical design evaluation","author":"woo","year":"2011","journal-title":"MWSCAS"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0720-4"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654078"},{"key":"2","year":"2011","journal-title":"Samsung Electronics Datasheet 4gb B-die ddr3 Sdram"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"1","year":"0"},{"key":"7","first-page":"1","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations","author":"carlson","year":"2011","journal-title":"SC"},{"key":"6","author":"cannon","year":"1969","journal-title":"A cellular computer to implement the Kalman filter algorithm"},{"key":"5","first-page":"1","article-title":"On the representation and multiplication of hypersparse matrices","author":"buluc","year":"2008","journal-title":"IPDPS"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.45"},{"key":"9","first-page":"33","article-title":"Cacti-3dd: Architecture-level modeling for 3d die-stacked dram main memory","author":"chen","year":"2012","journal-title":"DATE"},{"key":"8","author":"chatterjee","year":"2012","journal-title":"USIMM The Utah Simulated Memory Module"}],"event":{"name":"2013 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA, USA","start":{"date-parts":[[2013,9,10]]},"end":{"date-parts":[[2013,9,12]]}},"container-title":["2013 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6661474\/6670313\/06670336.pdf?arnumber=6670336","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:25:00Z","timestamp":1490228700000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6670336\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/hpec.2013.6670336","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}