{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:45:47Z","timestamp":1776955547415,"version":"3.51.4"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/hpec.2013.6670343","type":"proceedings-article","created":{"date-parts":[[2013,12,3]],"date-time":"2013-12-03T16:58:31Z","timestamp":1386089911000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["High throughput energy efficient parallel FFT architecture on FPGAs"],"prefix":"10.1109","author":[{"given":"Ren","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neungsoo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1502793.1502799"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802485"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611850"},{"key":"12","year":"0","journal-title":"XST User Guide for Virtex-6 Spartan-6 and 7 Series Devices"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/29.45545"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065703"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.1978.4309918"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1996.508145"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.806904"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.748190"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"key":"9","first-page":"313","article-title":"Power-complexity analysis of pipelined VLSI FFT architectures for low energy wireless communication applications","author":"hong","year":"1999","journal-title":"Midwest Symposium on Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676458"}],"event":{"name":"2013 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA, USA","start":{"date-parts":[[2013,9,10]]},"end":{"date-parts":[[2013,9,12]]}},"container-title":["2013 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6661474\/6670313\/06670343.pdf?arnumber=6670343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:38:30Z","timestamp":1490215110000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6670343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/hpec.2013.6670343","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}