{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T09:18:13Z","timestamp":1758705493942,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/hpec.2014.7040952","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T14:50:25Z","timestamp":1424184625000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Scalable and dynamically updatable lookup engine for decision-trees on FPGA"],"prefix":"10.1109","author":[{"given":"Yun R.","family":"Qu","sequence":"first","affiliation":[]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185355"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2079296.2079323"},{"journal-title":"Virtex-6 FPGA Family","year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681482"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2013.6665195"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.135"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.29"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435307"},{"journal-title":"Left-Leaning Red-Black Tree","year":"2008","author":"sedgewick","key":"1"},{"key":"10","first-page":"242","article-title":"Exploiting fast carrychains of FPGAs for designing compressor trees","author":"parandeh-afshar","year":"2009","journal-title":"Proc of FPL"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723128"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450171"},{"key":"5","first-page":"11","article-title":"Tree structured arithmetic circuit by using different CMOS logic styles","volume":"8","author":"kowsalya","year":"2008","journal-title":"ICGST Intl Journal on Prog Dev Cir and Sys PDCS"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600053"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2010.5462142"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.42"}],"event":{"name":"2014 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2014,9,9]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2014,9,11]]}},"container-title":["2014 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7027306\/7040940\/07040952.pdf?arnumber=7040952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:43:41Z","timestamp":1490312621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7040952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/hpec.2014.7040952","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}